



BIPOLAR ANALOG INTEGRATED CIRCUIT

μ PC8112TB

SILICON MMIC 1st FREQUENCY DOWN-CONVERTER FOR CELLULAR/CORDLESS TELEPHONE

DESCRIPTION

The μ PC8112TB is a silicon monolithic integrated circuit designed as 1st frequency down-converter for cellular/cordless telephone receiver stage. This IC consists of mixer and local amplifier. The μ PC8112TB features high impedance output of open collector. Similar ICs of the μ PC2757TB and μ PC2758TB feature low impedance output of emitter follower. These TB suffix ICs which are smaller package than conventional T suffix ICs contribute to reduce your system size.

The μ PC8112TB is manufactured using the 20 GHz ft NESATTMIII silicon bipolar process. This process uses silicon nitride passivation film and gold electrodes. These materials can protect chip surface from external pollution and prevent corrosion/migration. Thus, this IC has excellent performance, uniformity and reliability.

FEATURES

- Excellent RF performance : IIP₃ = -7 dBm @ f_{RFin} = 1.9 GHz (reference)
IM₃ = -88 dBm @ P_{RFin} = -38 dBm, 1.9 GHz (reference)
- Similar conversion gain to μ PC2757 and lower noise figure than μ PC2758
- Minimized carrier leakage : RF_{LO} = -80 dB @ f_{RFin} = 900 MHz (reference)
RF_{LO} = -55 dB @ f_{RFin} = 1.9 GHz (reference)
- High linearity : PO(sat) = -2.5 dBm TYP. @ f_{RFin} = 900 MHz
PO(sat) = -3 dBm TYP. @ f_{RFin} = 1.9 GHz
- Low current consumption : I_{CC} = 8.5 mA TYP.
- Supply voltage : V_{CC} = 2.7 to 3.3 V
- High-density surface mounting: 6-pin super minimold package

APPLICATIONS

- 1.5 to 1.9 GHz cellular/cordless telephone (PHS, DECT, PDC1.5G and so on)
- 800 to 900 MHz cellular telephone (PDC800M and so on)

ORDER INFORMATION

| Part Number | Package | Markings | Supplying Form |
|---------------------|----------------------|----------|--|
| μ PC8112TB-E3-A | 6-pin super minimold | C2K | Embossed tape 8 mm wide. Pin 1, 2, 3 face the tape perforation side. Qty 3kpcs/reel. |

Remark To order evaluation samples, please contact your local nearby sales office (Part number for sample order: μ PC8112TB-A).


Caution Electro-static sensitive devices

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

CONTENTS

| | |
|--|----|
| 1. PIN CONNECTIONS | 3 |
| 2. PRODUCT LINE-UP..... | 3 |
| 3. INTERNAL BLOCK DIAGRAM..... | 4 |
| 4. SYSTEM APPLICATION EXAMPLE..... | 4 |
| 5. PIN EXPLANATION | 5 |
| 6. ABSOLUTE MAXIMUM RATINGS..... | 6 |
| 7. RECOMMENDED OPERATING RANGE..... | 6 |
| 8. ELECTRICAL CHARACTERISTICS | 6 |
| 9. STANDARD CHARACTERISTICS FOR REFERENCE | 7 |
| 10. TEST CIRCUIT | 7 |
| 11. ILLUSTRATION OF THE TEST CIRCUIT ASSEMBLED ON EVALUATION BOARD | 8 |
| 12. TYPICAL CHARACTERISTICS | 9 |
| 12.1 Without Signals | 9 |
| 12.2 IF 100 MHz Matching ($f_{RFin} = 900$ MHz)..... | 10 |
| 12.3 IF 100 MHz Matching ($f_{RFin} = 1.5$ GHz)..... | 12 |
| 12.4 IF 240 MHz Matching | 14 |
| 13. S-PARAMETERS | 16 |
| 13.1 Calibrated on pin of DUT | 16 |
| 13.2 IF Output Matching..... | 17 |
| 14. PACKAGE DIMENSIONS..... | 18 |
| 15. NOTE ON CORRECT USE..... | 19 |
| 16. RECOMMENDED SOLDERING CONDITIONS..... | 19 |

1. PIN CONNECTIONS



| Pin No. | Pin Name |
|---------|----------|
| 1 | RFinput |
| 2 | GND |
| 3 | LOinput |
| 4 | PS |
| 5 | Vcc |
| 6 | IFoutput |

2. PRODUCT LINE-UP ($T_A = +25^\circ\text{C}$, $V_{cc} = V_{PS} = 3.0 \text{ V}$, $Z_S = Z_L = 50 \Omega$)


| Part Number \ Items | No RF I _{cc} (mA) | 900 MHz SSB · NF (dB) | 1.5 GHz SSB · NF (dB) | 1.9 GHz SSB · NF (dB) | 900 MHz CG (dB) | 1.5 GHz CG (dB) | 1.9 GHz CG (dB) | 900 MHz IIP ₃ (dBm) | 1.5 GHz IIP ₃ (dBm) | 1.9 GHz IIP ₃ (dBm) |
|---------------------|----------------------------|-----------------------|-----------------------|-----------------------|-----------------|-----------------|-----------------|--------------------------------|--------------------------------|--------------------------------|
| μ PC2757T | 5.6 | 10 | 10 | 13 | 15 | 15 | 13 | -14 | -14 | -12 |
| μ PC2757TB | | | | | | | | | | |
| μ PC2758T | 11 | 9 | 10 | 13 | 19 | 18 | 17 | -13 | -12 | -11 |
| μ PC2758TB | | | | | | | | | | |
| μ PC8112T | 8.5 | 9 | 11 | 11 | 15 | 13 | 13 | -10 | -9 | -7 |
| μ PC8112TB | | | | | | | | | | |

| Part Number \ Items | 900 MHz P _{O(sat)} (dBm) | 1.5 GHz P _{O(sat)} (dBm) | 1.9 GHz P _{O(sat)} (dBm) | 900 MHz RF _{LO} (dB) | 1.5 GHz RF _{LO} (dB) | 1.9 GHz RF _{LO} (dB) | IF Output Configuration | Package |
|---------------------|-----------------------------------|-----------------------------------|-----------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------|----------------------|
| μ PC2757T | -3 | - | -8 | - | - | - | Emitter follower | 6-pin minimold |
| μ PC2757TB | | | | | | | | 6-pin super minimold |
| μ PC2758T | +1 | - | -4 | - | - | - | | 6-pin minimold |
| μ PC2758TB | | | | | | | | 6-pin super minimold |
| μ PC8112T | -2.5 | -3 | -3 | -80 | -57 | -55 | Open collector | 6-pin minimold |
| μ PC8112TB | | | | | | | | 6-pin super minimold |

Remark Typical performance. Please refer to ELECTRICAL CHARACTERISTICS in detail.


- Cautions**
1. The μ PC2757 and μ PC2758's IIP₃ are calculated with $\Delta IM_3 = 3$ which is the same IM₃ inclination as μ PC8112. On the other hand, OIP₃ of Standard characterisitcs in page 7 is cross point IP.
 2. This document is to be specified for μ PC8112TB. The other part number mentioned in this document should be referred to the data sheet of each part number.

3. INTERNAL BLOCK DIAGRAM






4. SYSTEM APPLICATION EXAMPLE

Digital cordless phone



5. PIN EXPLANATION

| Pin No. | Pin Name | Applied Voltage (V) | Pin Voltage (V) | Function and Application | Internal Equivalent Circuit | | | | | | | | | |
|-----------------|----------|--|-----------------|--|---|---------|-----------|-----------------|-------|----|--|----------|-----|--|
| 1 | RFinput | – | 1.2 | RF input pin of mixer. This mixer is designed as double balanced type. This pin should be externally coupled to front stage with DC cut capacitor. | | | | | | | | | | |
| 2 | GND | GND | – | Ground pin. This pin must be connected to the system ground. Form the ground pattern as wide as possible and the track length as short as possible to minimize ground impedance. |  | | | | | | | | | |
| 5 | Vcc | 2.7 to 3.3 | – | Supply voltage pin. This pin should be connected with bypass capacitor (example: 1 000 pf) to minimize ground impedance. | | | | | | | | | | |
| 6 | IFoutput | as same as Vcc voltage through external inductor | – | IF output pin. This output is configured with open collector of high impedance. This pin should be externally equipped with matching circuit of inductor should be selected as small resistance and high frequency use. | | | | | | | | | | |
| 3 | LOinput | – | 1.4 | Input pin of local amplifier. This amplifier is designed as differential type. This pin should be externally coupled to local signal source with DC cut capacitor. Recommendable input level is –15 to 0 dBm. |  | | | | | | | | | |
| 4 | PS | Vcc or GND | – | Power save control pin. This pin can control ON/OFF operation with bias as follows; |  | | | | | | | | | |
| | | | | <table border="1" data-bbox="718 1679 1028 1805"> <thead> <tr> <th></th><th>Bias: V</th><th>Operation</th></tr> </thead> <tbody> <tr> <td>V_{PS}</td><td>≥ 2.5</td><td>ON</td></tr> <tr> <td></td><td>0 to 0.5</td><td>OFF</td></tr> </tbody> </table> | | Bias: V | Operation | V _{PS} | ≥ 2.5 | ON | | 0 to 0.5 | OFF | |
| | Bias: V | Operation | | | | | | | | | | | | |
| V _{PS} | ≥ 2.5 | ON | | | | | | | | | | | | |
| | 0 to 0.5 | OFF | | | | | | | | | | | | |

6. ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Conditions | Ratings | Unit |
|-------------------------------|------------------|---|-------------|------|
| Supply Voltage | V _{CC} | T _A = +25°C, 5 pin and 6 pin | 3.6 | V |
| Total Circuit Current | I _{CC} | T _A = +25°C | 77.7 | mA |
| ★ Total Power Dissipation | P _D | Mounted on double sided copper clad 50 × 50 × 1.6 mm epoxy glass PWB (T _A = +85°C) | 270 | mW |
| Operating Ambient Temperature | T _A | | -40 to +85 | °C |
| Storage Temperature | T _{STG} | | -55 to +150 | °C |

7. RECOMMENDED OPERATING RANGE

| Parameter | Symbol | MIN. | TYP. | MAX. | Unit | Remarks |
|-------------------------------|--------------------|------|------|------|------|--|
| Supply Voltage | V _{CC} | 2.7 | 3.0 | 3.3 | V | 5 pin and 6 pin should be applied to same voltage. |
| Operating Ambient Temperature | T _A | -40 | +25 | +85 | °C | |
| LO Input Power | P _{LOin} | -15 | -10 | 0 | dBm | Z _S = 50 Ω |
| RF Input Frequency | f _{RFin} | 0.8 | 1.9 | 2.0 | GHz | |
| IF Output Frequency | f _{IFout} | 100 | 250 | 300 | MHz | With external matching |

8. ELECTRICAL CHARACTERISTICS (Unless otherwise specified, T_A = +25°C, V_{CC} = V_{PS} = V_{IFout} = 3.0 V, P_{LOin} = -10 dBm, Z_S = Z_L = 50 Ω)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------------------|---------------------|---|-------------|-------------|--------------|------|
| Circuit Current | I _{CC} | No input signal | 4.9 | 8.5 | 11.7 | mA |
| Circuit Current at Power Save Mode | I _{CC(PS)} | V _{CC} = 3.0 V, V _{PS} = 0.5 V | - | - | 0.1 | μA |
| Conversion Gain | CG | f _{RFin} = 900 MHz, f _{LOin} = 1 000 MHz f _{RFin} = 1.9 GHz, f _{LOin} = 1.66 GHz | 11.5 9.5 | 15 13 | 17.5 15.5 | dB |
| SSB Noise Figure | SSB-NF | f _{RFin} = 900 MHz, f _{LOin} = 1 000 MHz f _{RFin} = 1.9 GHz, f _{LOin} = 1.66 GHz | - - | 9.0 11.2 | 11 13.2 | dB |
| Saturated Output Power | P _{O(sat)} | f _{RFin} = 900 MHz, f _{LOin} = 1 000 MHz f _{RFin} = 1.9 GHz, f _{LOin} = 1.66 GHz (P _{RFin} = -10 dBm each) | -6.5 -7 | -2.5 -3 | - | dBm |

9. STANDARD CHARACTERISTICS FOR REFERENCE

($T_A = +25^\circ\text{C}$, $V_{CC} = V_{PS} = V_{IFout} = 3.0 \text{ V}$, $P_{LOin} = -10 \text{ dBm}$, $Z_s = Z_L = 50 \Omega$)


| Parameter | Symbol | Test Conditions | Reference | Unit |
|--|------------------|--|-------------------|------|
| Conversion Gain | CG | $f_{RFin} = 1.5 \text{ GHz}$, $f_{LOin} = 1.6 \text{ GHz}$ | 13 | dB |
| SSB Noise Figure | SSB-NF | $f_{RFin} = 1.5 \text{ GHz}$, $f_{LOin} = 1.6 \text{ GHz}$ | 11 | dB |
| LO Leakage at RF pin | LO _{RF} | $f_{RFin} = 900 \text{ MHz}$, $f_{LOin} = 1 \text{ 000 MHz}$ $f_{RFin} = 1.5 \text{ GHz}$, $f_{LOin} = 1.6 \text{ GHz}$ $f_{RFin} = 1.9 \text{ GHz}$, $f_{LOin} = 1.66 \text{ GHz}$ | -45 -46 -45 | dB |
| RF Leakage at LO pin | RF _{LO} | $f_{RFin} = 900 \text{ MHz}$, $f_{LOin} = 1 \text{ 000 MHz}$ $f_{RFin} = 1.5 \text{ GHz}$, $f_{LOin} = 1.6 \text{ GHz}$ $f_{RFin} = 1.9 \text{ GHz}$, $f_{LOin} = 1.66 \text{ GHz}$ | -80 -57 -55 | dB |
| LO Leakage at IF pin | LO _{if} | $f_{RFin} = 900 \text{ MHz}$, $f_{LOin} = 1 \text{ 000 MHz}$ $f_{RFin} = 1.5 \text{ GHz}$, $f_{LOin} = 1.6 \text{ GHz}$ $f_{RFin} = 1.9 \text{ GHz}$, $f_{LOin} = 1.66 \text{ GHz}$ | -32 -33 -30 | dB |
| 3rd Order Distortion Input Intercept Point ^{Note} | IIP ₃ | $f_{RFin} = 900 \text{ MHz}$, $f_{LOin} = 1 \text{ 000 MHz}$ $f_{RFin} = 1.5 \text{ GHz}$, $f_{LOin} = 1.6 \text{ GHz}$ $f_{RFin} = 1.9 \text{ GHz}$, $f_{LOin} = 1.66 \text{ GHz}$ | -10 -9 -7 | dBm |

Note IIP₃ is determined by comparing two method; theoretical calculation and cross point of IM₃ curve.


$$\text{IIP}_3 = (\Delta\text{IM}_3 \times P_{in} + \text{CG} - \text{IM}_3) \div (\Delta\text{IM}_3 - 1) \text{ (dBm)} [\Delta\text{IM}_3: \text{IM}_3 \text{ curve inclination in linear range}]$$

μ PC8112's ΔIM_3 is closer to 3 (theoretical inclination) than μ PC2757 and μ PC2758 of conventional ICs.

10. TEST CIRCUIT



★ 11. ILLUSTRATION OF THE TEST CIRCUIT ASSEMBLED ON EVALUATION BOARD



| Component Number | IF 100 MHz Matching | IF 240 MHz Matching | Remarks |
|------------------|---------------------|---------------------|---------|
| C_1 to C_5 | 1 000 pF | 1 000 pF | CHIP C |
| C_6 | 5 pF | 2 pF | CHIP C |
| L_1 | 330 nH | 84 nH | CHIP L |

EVALUATION BOARD CHARACTERS AND NOTE

- (1) 35 μm thick double-sided copper clad 35 \times 42 \times 0.4 mm polyimide board
- (2) Back side: GND pattern
- (3) Solder plated patterns
- (4) $\circ\text{O}$: Through holes
- (5) To mount C_6 , pattern should be cut.

Caution Test circuit or print pattern in this sheet is for testing IC characteristics. They are not an application circuit or recommended system circuit.

In the case of actual system application, external circuits including print pattern and matching circuit constant of output port should be designed in accordance with IC's S-parameters and environmental components.


Remark External circuits of the IC can be referred to following application notes.

- USAGE AND APPLICATION CHARACTERISTICS OF μ PC2757, μ PC2758, AND μ PC8112, 3-V POWER SUPPLY, 1.9-GHz FREQUENCY DOWN-CONVERTER ICS FOR MOBILE COMMUNICATION (Document No. P11997E)


12. TYPICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$, unless otherwise specified, measured on test circuits)

12.1 Without Signals


CIRCUIT CURRENT vs. SUPPLY VOLTAGE




CIRCUIT CURRENT vs. SUPPLY VOLTAGE




CIRCUIT CURRENT vs.
PS PIN APPLIED VOLTAGE





12.2 IF 100 MHz Matching ($f_{RFin} = 900$ MHz)







CONVERSION GAIN vs. SUPPLY VOLTAGE




SSB NOISE FIGURE vs. LO INPUT POWER

CONVERSION GAIN vs.
IF OUTPUT FREQUENCY


12.3 IF 100 MHz Matching ($f_{RFin} = 1.5$ GHz)




CONVERSION GAIN vs. SUPPLY VOLTAGE







SSB NOISE FIGURE vs. LO INPUT POWER



12.4 IF 240 MHz Matching







Remark The graphs indicate nominal characteristics.

13. S-PARAMETERS

13.1 Calibrated on pin of DUT




**13.2 IF Output Matching ($V_{CC} = V_{PS} = V_{IFout} = 3.0$ V) –on Test Circuit–
(This S_{11} is monitored at IF connector on test circuit fixture)**



The data in this page are to make clear the test condition of impedance matched to next stage, not specify the recommended condition. The S_{11} smith charts of the test fixture setting IC are normalized to $Z_0 = 50 \Omega$, because the IC's load is the measurement equipment of 50Ω impedance.

In your use, the output return loss value can be helpful information to adjust your circuit matching to next stage.

14. PACKAGE DIMENSIONS**6-PIN SUPER MINIMOLD (UNIT: mm)**

15. NOTE ON CORRECT USE

- (1) Observe precautions for handling because of electro-static sensitive devices.
- (2) Form a ground pattern as widely as possible to minimize ground impedance (to prevent undesired oscillation).
Keep the track length of the ground pins as short as possible.
- (3) The bypass capacitor (example: 1 000 pF) should be attached to the Vcc pin.
- (4) The matching circuit should be externally attached to the IF output pin.
- (5) The DC cut capacitor must be each attached to the input and output pins.

16. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

| Soldering Method | Soldering Condition | Recommended Condition Symbol |
|------------------|---|------------------------------|
| Infrared Reflow | Package peak temperature: 235°C or below Time: 30 seconds or less (at 210°C) Count: 3, Exposure limit: None ^{Note} | IR35-00-3 |
| VPS | Package peak temperature: 215°C or below Time: 40 seconds or less (at 200°C) Count: 3, Exposure limit: None ^{Note} | VP15-00-3 |
| Wave Soldering | Soldering bath temperature: 260°C or below Time: 10 seconds or less Count: 1, Exposure limit: None ^{Note} | WS60-00-1 |
| Partial Heating | Pin temperature: 300°C Time: 3 seconds or less (per side of device) Exposure limit: None ^{Note} | - |

Note After opening the dry pack, keep it in a place below 25°C and 65% RH for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

For details of recommended soldering conditions for surface mounting, refer to information document SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (C10535E).

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

CEL:

[UPC8112TB-EVAL](#) [UPC3228T5S-A](#)