

As of Production Ver. 00

Document Version 1.0

Copyright © 2007



EN21070504-00

www.Innovasic.com Customer Support:

1-888-824-4184

PRELIMINARY

Copyright © 2007 by Innovasic Semiconductor, Inc.

Published by Innovasic Semiconductor, Inc. 3737 Princeton Drive NE, Suite 130, Albuquerque, NM 87107

Innovasic Semiconductor, Inc. 3737 Princeton Drive NE, Suite 130 Albuquerque, NM 87107-4237 
 Office:
 505.883.5263

 FAX:
 505.883.5477

 Toll Free:
 1-888.824.4184

www.innovasic.com

An ISO 9001:2000 Company

Intel<sup>®</sup> is a registered trademark of Intel Corporation. MILES<sup>™</sup> is a trademark of Innovasic Semiconductor, Inc. Motorola<sup>®</sup> is a registered trademark of Motorola, Inc.

Copyright © 2007



#### PRELIMINARY

#### **Table of Contents**

#### Contents

1.	Introduction	5					
	1.1 General Description	5					
	1.2 Features	6					
2.	Packaging and Pin Descriptions	7					
	2.1 Packages and Pinouts	7					
	2.2 Pin/Signal Descriptions						
3.	Maximum Ratings, Thermal Characteristics, and DC Parameters						
4.	Functional Description						
	4.1 Hardware Architecture						
	4.1.1 CAN Controller						
	4.1.2 RAM						
	4.1.3 CPU Interface						
	4.1.4 I/O Ports						
	4.1.5 Programmable Clock Output						
	4.2 Address Map						
	4.3 CAN Message Objects						
5.	AC Characteristics						
6. Physical Dimensions							
7.	Ordering Information						



## List of Figures

Figure 1. IA82527 44-Pin PLCC Package Diagram	8
Figure 2. IA82527 44-Pin QFP Package Diagram	9
Figure 3. IA82527 Functional Block Diagram	21
Figure 4. mosi/miso Connection	22
Figure 5. IA82527 Address Map	24
Figure 6. IA82527 Message Object Structure	25
Figure 7. Mode 0 and Mode 1 General Bus Timing	29
Figure 8. Mode 0 and Mode 1 ready Timing for Read Cycle	30
Figure 9. Mode 0 and Mode 1 ready Timing for Write Cycle with No Write Pending	30
Figure 10. Mode 0 & Mode 1 ready Timing for Write Cycle with Write Active	31
Figure 11. Mode 2 General Bus Timing	33
Figure 12. Mode 3, Asynchronous Operation, Read Cycle	35
Figure 13. Mode 3, Asynchronous Operation, Write Cycle	36
Figure 14. Mode 3, Synchronous Operation, Read Cycle Timing	38
Figure 15. Mode 3, Synchronous Operation, Write Cycle Timing	39
Figure 16. Serial Interface Mode, icp = 0 and cp = 0	41
Figure 17. Serial Interface Mode, icp = 1 and cp = 1	41
Figure 18. 44-Pin PLCC Physical Dimensions	43
Figure 19. 44-Pin QFP Physical Dimensions	44

As of Production Ver. 00

#### List of Tables

Table 2.IA82527 44-Pin QFP Pin List9Table 3.IA82527 Pin/Signal Descriptions.10Table 4.IA82527 Absolute Maximum Ratings18Table 5.IA82527 Thermal Characteristics.18Table 6.IA82527 DC Parameters.19Table 7.IA82527 ISO Physical Layer DC Parameters.20Table 8.Mode 0 and Mode 1 General Bus and ready Timing.27Table 9.Mode 2 General Bus Timing32Table 10.Mode 3 Asynchronous Operation Timing.34Table 11.Mode 3 Synchronous Operation Timing37Table 12.Serial Interface Mode Timing.40Table 13.44-Pin PLCC Physical Dimensions.43Table 14.44-Pin QFP Physical Dimensions.44Table 15.IA82527 Ordering Information.45	Table 1. IA82527 44-Pin PLCC Pin List	8
Table 3.IA82527 Pin/Signal Descriptions.10Table 4.IA82527 Absolute Maximum Ratings18Table 5.IA82527 Thermal Characteristics.18Table 6.IA82527 DC Parameters.19Table 7.IA82527 ISO Physical Layer DC Parameters.20Table 8.Mode 0 and Mode 1 General Bus and ready Timing.27Table 9.Mode 2 General Bus Timing.32Table 10.Mode 3 Asynchronous Operation Timing.34Table 11.Mode 3 Synchronous Operation Timing.37Table 12.Serial Interface Mode Timing.40Table 13.44-Pin PLCC Physical Dimensions.43Table 14.44-Pin QFP Physical Dimensions.44Table 15.IA82527 Ordering Information.45	Table 2. IA82527 44-Pin QFP Pin List	9
Table 4.IA82527 Absolute Maximum Ratings18Table 5.IA82527 Thermal Characteristics18Table 6.IA82527 DC Parameters19Table 7.IA82527 ISO Physical Layer DC Parameters20Table 8.Mode 0 and Mode 1 General Bus and ready Timing27Table 9.Mode 2 General Bus Timing32Table 10.Mode 3 Asynchronous Operation Timing34Table 11.Mode 3 Synchronous Operation Timing37Table 12.Serial Interface Mode Timing40Table 13.44-Pin PLCC Physical Dimensions43Table 14.44-Pin QFP Physical Dimensions44Table 15.IA82527 Ordering Information45	Table 3. IA82527 Pin/Signal Descriptions	10
Table 5.IA82527 Thermal Characteristics.18Table 6.IA82527 DC Parameters.19Table 7.IA82527 ISO Physical Layer DC Parameters.20Table 8.Mode 0 and Mode 1 General Bus and ready Timing.27Table 9.Mode 2 General Bus Timing32Table 10.Mode 3 Asynchronous Operation Timing.34Table 11.Mode 3 Synchronous Operation Timing.37Table 12.Serial Interface Mode Timing.40Table 13.44-Pin PLCC Physical Dimensions43Table 14.44-Pin QFP Physical Dimensions44Table 15.IA82527 Ordering Information.45	Table 4. IA82527 Absolute Maximum Ratings	
Table 6. IA82527 DC Parameters.19Table 7. IA82527 ISO Physical Layer DC Parameters.20Table 8. Mode 0 and Mode 1 General Bus and ready Timing.27Table 9. Mode 2 General Bus Timing .32Table 10. Mode 3 Asynchronous Operation Timing.34Table 11. Mode 3 Synchronous Operation Timing.37Table 12. Serial Interface Mode Timing .40Table 13. 44-Pin PLCC Physical Dimensions43Table 14. 44-Pin QFP Physical Dimensions44Table 15. IA82527 Ordering Information.45	Table 5. IA82527 Thermal Characteristics	
Table 7. IA82527 ISO Physical Layer DC Parameters.20Table 8. Mode 0 and Mode 1 General Bus and ready Timing.27Table 9. Mode 2 General Bus Timing .32Table 10. Mode 3 Asynchronous Operation Timing.34Table 11. Mode 3 Synchronous Operation Timing.37Table 12. Serial Interface Mode Timing .40Table 13. 44-Pin PLCC Physical Dimensions .43Table 14. 44-Pin QFP Physical Dimensions .44Table 15. IA82527 Ordering Information .45	Table 6. IA82527 DC Parameters	
Table 8. Mode 0 and Mode 1 General Bus and ready Timing27Table 9. Mode 2 General Bus Timing32Table 10. Mode 3 Asynchronous Operation Timing34Table 11. Mode 3 Synchronous Operation Timing37Table 12. Serial Interface Mode Timing40Table 13. 44-Pin PLCC Physical Dimensions43Table 14. 44-Pin QFP Physical Dimensions44Table 15. IA82527 Ordering Information45	Table 7. IA82527 ISO Physical Layer DC Parameters	
Table 9. Mode 2 General Bus Timing32Table 10. Mode 3 Asynchronous Operation Timing34Table 11. Mode 3 Synchronous Operation Timing37Table 12. Serial Interface Mode Timing40Table 13. 44-Pin PLCC Physical Dimensions43Table 14. 44-Pin QFP Physical Dimensions44Table 15. IA82527 Ordering Information45	Table 8. Mode 0 and Mode 1 General Bus and ready Timing	
Table 10.Mode 3 Asynchronous Operation Timing34Table 11.Mode 3 Synchronous Operation Timing37Table 12.Serial Interface Mode Timing40Table 13.44-Pin PLCC Physical Dimensions43Table 14.44-Pin QFP Physical Dimensions44Table 15.IA82527 Ordering Information45	Table 9. Mode 2 General Bus Timing	
Table 11. Mode 3 Synchronous Operation Timing.37Table 12. Serial Interface Mode Timing.40Table 13. 44-Pin PLCC Physical Dimensions43Table 14. 44-Pin QFP Physical Dimensions44Table 15. IA82527 Ordering Information.45	Table 10.    Mode 3 Asynchronous Operation Timing	
Table 12. Serial Interface Mode Timing40Table 13. 44-Pin PLCC Physical Dimensions43Table 14. 44-Pin QFP Physical Dimensions44Table 15. IA82527 Ordering Information45	Table 11. Mode 3 Synchronous Operation Timing	
Table 13. 44-Pin PLCC Physical Dimensions43Table 14. 44-Pin QFP Physical Dimensions44Table 15. IA82527 Ordering Information45	Table 12. Serial Interface Mode Timing	40
Table 14.44-Pin QFP Physical Dimensions44Table 15.IA82527 Ordering Information45	Table 13. 44-Pin PLCC Physical Dimensions	43
Table 15. IA82527 Ordering Information	Table 14. 44-Pin QFP Physical Dimensions	
	Table 15. IA82527 Ordering Information	45



#### 1. Introduction

The Innovasic Semiconductor IA82527 Controller Area Network (CAN) Serial Communications Controller is a form, fit, and function replacement for the original Intel<sup>®</sup> 82527 Serial Communications Controller.

These devices are produced using Innovasic's Managed IC Lifetime Extension System (MILES<sup>™</sup>). This cloning technology, which produces replacement ICs beyond simple emulations, ensures complete compatibility with the original device, including any "undocumented features." Additionally, MILES<sup>™</sup> captures the clone design in such a way that production of the clone can continue even as silicon technology advances.

The IA82527 Serial Communications Controller replaces the obsolete Intel<sup>®</sup> 82527 device, allowing users to retain existing board designs, software compilers/assemblers, and emulation tools, thereby avoiding expensive redesign efforts.

#### NOTE

This data sheet contains preliminary information for the Innovasic Semiconductor IA82527 Serial Communications Controller. The finalized data sheet that documents all necessary engineering information about the IA82527 will be available when the device nears completion in Q2 2008.

#### 1.1 General Description

Controller Area Network (CAN) protocol uses a multi-master CSMA/CR (Carrier Sense, Multiple Access with Collision Resolution) bus to transfer message objects between network nodes.

The IA82527 supports CAN Specification 2.0 Part A and B, standard and extended message frames, and has the capability to transmit, receive, and perform message filtering on extended message frames.

The IA82527 can store 15 message objects of 8-byte data length. Each message object can be configured as either transmit or receive except for the last message object, which is receive-only. The last message object also provides a special acceptance mask designed to allow select groups of different message identifiers to be received.

The IA82527 also provides a programmable acceptance mask that allows users to globally mask any identifier bits of the incoming message. This global mask can be used for both standard and extended message frames.

Copyright © 2007



#### 1.2 **Features**

The primary features of the IA82527 are as follows:

- CAN Protocol Support
  - Specification 2.0, Part A and Part B
  - Standard Data and Remote Frames
  - Extended Data and Remote Frames
- CAN Bus Interface
  - o Configurable Input Comparator
  - Configurable Output Driver
- Global Mask, Programmable
  - Standard Message Identifier
  - Extended Message Identifier
- **Message Objects** 
  - 14 Transmit/Receive Buffers
  - 1 Receive Buffer with Programmable Mask
- Programmable Bit Rate
- Flexible Status Interface •
- CPU Interface Options
  - 16-Bit Multiplexed Intel<sup>®</sup> Architecture
     8-Bit Multiplexed Intel<sup>®</sup> Architecture

  - 8-Bit Multiplexed Non-Intel<sup>®</sup> Architecture
  - 8-Bit Non-Multiplexed Non-Intel<sup>®</sup> Architecture
  - Serial (SPI)
- I/O Ports (2) •
  - 8-Bit
  - o Bidirectional
- Flexible Interrupt Structure
- Programmable Clock Output

A more detailed description of the IA82527, including the features listed above, is provided in Section 4.

Copyright © 2007

Innovasic© Semiconductor

EN21070504-00

#### PRELIMINARY

#### 2. Packaging and Pin Descriptions

#### 2.1 Packages and Pinouts

The Innovasic Semiconductor IA82527 CAN Serial Communications Controller is available in the following packages:

- 44-Pin Plastic Leaded Chip Carrier (PLCC)
- 44-Pin Quad Flat Pack (QFP)

The 44-pin PLCC package is shown in Figure 1/Table 1, and the 44-pin QFP package is shown in Figure 2/Table 2.

Detailed descriptions of pin/signal functions are provided in section 2.2 (Table 3).

#### NOTE

Table 1 (PLCC package) and Table 2 (QFP package) provide numerical indexes of pin names. Table 3 provides an alphabetical index of pin and signal descriptions.

Copyright © 2007



#### PRELIMINARY





Table 1.	IA82527	44-Pin	PLCC	Pin List
----------	---------	--------	------	----------

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V <sub>cc</sub>	12	p2.5	23	V <sub>ss1</sub>	34	ad12/d4/p1.4
2	a2/ad2/csas	13	p2.4	24	int_n/v <sub>cc</sub> /2	35	ad11/d3/p1.3
3	a1/ad1/cp	14	p2.3	25	tx1	36	ad10/d2/p1.2
4	a0/ad0/icp	15	p2.2	26	tx0	37	ad9/d1/p1.1
5	ale/as	16	p2.1	27	clkout	38	ad8/d0/p1.0
6	rd_n/e	17	p2.0	28	ready/miso	39	a7/ad7
7	wr_n/wrl_n/r-w_n	18	xtal1	29	reset_n	40	a6/ad6/sclk
8	cs_n	19	xtal2	30	mode1	41	a5/ad5
9	dsack0_n	20	V <sub>ss2</sub>	31	ad15/d7/p1.7	42	a4/ad4/mosi
10	wrh_n/p2.7	21	rx1	32	ad14/d6/p1.6	43	a3/ad3/ste
11	int_n/p2.6	22	rx0	33	ad13/d5/p1.5	44	mode0

Copyright © 2007



EN21070504-00

#### IA82527 CAN Serial Communications Controller

As of Production Ver. 00

PRELIMINARY



Figure 2. IA82527 44-Pin QFP Package Diagram

Table 2. IA82527	44-Pin	QFP	Pin Lis	st
------------------	--------	-----	---------	----

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	wr_n/wrl_n/r-w_n	12	xtal1	23	reset_n	34	a6/ad6/sclk
2	cs_n	13	xtal2	24	mode1	35	a5/ad5
3	dsack0_n	14	V <sub>ss2</sub>	25	ad15/d7/p1.7	36	a4/ad4/mosi
4	wrh_n/p2.7	15	rx1	26	ad14/d6/p1.6	37	a3/ad3/ste
5	int_n/p2.6	16	rx0	27	ad13/d5/p1.5	38	mode0
6	p2.5	17	V <sub>ss1</sub>	28	ad12/d4/p1.4	39	V <sub>cc</sub>
7	p2.4	18	int_n/v <sub>cc</sub> /2	29	ad11/d3/p1.3	40	a2/ad2/csas
8	p2.3	19	tx1	30	ad10/d2/p1.2	41	a1/ad1/cp
9	p2.2	20	tx0	31	ad9/d1/p1.1	42	a0/ad0/icp
10	p2.1	21	clkout	32	ad8/d0/p1.0	43	ale/as
11	p2.0	22	ready/miso	33	a7/ad7	44	rd_n/e

Copyright © 2007



EN21070504-00

#### 2.2 Pin/Signal Descriptions

Descriptions of the pin and signal functions for the IA82527 Serial Communications Controller are provided in Table 3.

Several of the IA82527 pins have different functions depending on the operating mode of the device. Each of the different *signals* supported by a pin is listed and defined in Table 3, indexed alphabetically in the first column of the table. Additionally, the name of the pin associated with the signal as well as the pin numbers for both the PLCC and QFP packages are provided in the "Pin" column. If the signal and pin names are the same, no entry is provided in the "Pin-Name" column.

Signal	Pin			Description		
	Name	PLCC	QFP			
a0	<b>a0</b> /ad0/icp	4	42			
a1	<b>a1</b> /ad1/cp	3	41			
a2	a2/ad2/csas	2	40	address bits 7–0. Input. Mode 3.		
a3	a3/ad3/ste	43	37	When the IA82527 is configured to operate in the 8-bit non-		
a4	a4/ad4/mosi	42	36	multiplexed non-Intel <sup>®</sup> architecture mode (Mode 3), these lines		
a5	<b>a5</b> /ad5	41	35	provide the 8-bit address bus input to the device.		
a6	a6/ad6/sclk	40	34			
а7	<b>a7</b> /ad7	39	33			
ad0	a0/ <b>ad0</b> /icp	4	42			
ad1	a1/ <b>ad1</b> /cp	3	41			
ad2	a2/ad2/csas	2	40			
ad3	a3/ <b>ad3/</b> ste	43	37			
ad4	a4/ <b>ad4</b> /mosi	42	36			
ad5	a5/ <b>ad5</b>	41	35			
ad6	a6/ <b>ad6</b> /sclk	40	34	address/data bits 15-0. Input/Output. Mode 1.		
ad7	a7/ <b>ad7</b>	39	33	When the IA82527 is configured to operate in the 16-bit multiplexed		
ad8	ad8/d0/p1.0	38	32	Intel <sup>®</sup> architecture mode (Mode 1), these lines provide the 16-bit		
ad9	ad9/d1/p1.1	37	31	device		
ad10	ad10/d2/p1.2	36	30			
ad11	ad11/d3/p1.3	35	29			
ad12	ad12/d4/p1.4	34	28			
ad13	ad13/d5/p1.5	33	27			
ad14	ad14/d6/p1.6	32	26			
ad15	ad15/d7/p1.7	31	25			
ale	ale/as	5	43	address latch enable. Input. Active High. Mode 0 and Mode 1. When the IA82527 is configured to operate in either the 8-bit multiplexed Intel <sup>®</sup> architecture mode (Mode 0) or the 16-bit multiplexed Intel <sup>®</sup> architecture mode (Mode 1), this signal latches the address into the device during the address phase of the bus cycle.		
				continued		

#### Table 3. IA82527 Pin/Signal Descriptions

Copyright © 2007

Innovasic<sup>©</sup> Semiconductor EN21070504-00

#### PRELIMINARY

Signal	Pin			Description	
	Name	PLCC	QFP		
as	ale/ <b>as</b>	5	43	address strobe. Input. Active High. Mode 2. When the IA82527 is configured to operate in either the 8-bit multiplexed non-Intel <sup>®</sup> architecture mode (Mode 2), this signal latches the address into the device during the address phase of the bus cycle. <b>NOTE</b> : If the IA82527 is configured to operate in Mode 3 (8-bit non- multiplexed non-Intel <sup>®</sup> architecture), this pin must be tied high.	
clkout	_	27	21	<b>clock out</b> . Output (push-pull). This output provides a programmable clock frequency. The frequency is set via the Clockout Register (1FH) and can range from the frequency of the <b>xtal</b> (crystal) input to xtal/ <i>n</i> , where <i>n</i> can be an integer value from 2 through 15. This output allows the IA82527 to clock other devices such as the host CPU.	
ср	a1/ad1/ <b>cp</b>	3	41	clock phase. Input. Serial Interface Mode. When this input is a logic 0, data are sampled on the rising edge of <b>sclk</b> . When this input is a logic 1, data are sampled on the falling edge of <b>sclk</b> .	
cs_n	_	8	2	<ul> <li>chip select. Input. Active Low (Modes 0–3); Selectable Active Level (Serial Interface Mode).</li> <li>When the IA82527 is configured to operate in one of the parallel interface modes (Modes 0–3) or the Serial Interface Mode, this input, during its active state, selects the device allowing CPU access.</li> <li>For Serial Interface Mode operation, the active state is selectable (i.e., either high or low) via the IA8257 csas pin.</li> </ul>	
csas	a2/ad2/ <b>csas</b>	2	40	<ul> <li>chip select active state. Input. Serial Interface Mode.</li> <li>When this input is a logic 0, the cs_n input is configured to function active low. When this input is a logic 1, the cs_n input is configured to function active high.</li> </ul>	
d0	ad8/ <b>d0</b> /p1.0	38	32		
d1	ad9/ <b>d1</b> /p1.1	37	31		
d2	ad10/ <b>d2</b> /p1.2	36	30	data bits 7–0. Input/Output. Mode 3.	
d3	ad11/ <b>d3</b> /p1.3	35	29	When the IA82527 is configured to operate in the 8-bit non-	
d4	ad12/ <b>d4</b> /p1.4	34	28	multiplexed non-Intel <sup>®</sup> architecture mode (Mode 3), these lines	
d5	ad13/ <b>d5</b> /p1.5	33	27		
d6	ad14/ <b>d6</b> /p1.6	32	26		
d7	ad15/ <b>d7</b> /p1.7	31	25		
				continued	



#### PRELIMINARY

Signal	Pin			Description		
	Name	PLCC	QFP			
dsack0_n	_	9	3	data and size acknowledge 0. Output. Active Low (open drain with active pull-up). Mode 3 (asynchronous operation). When the IA82527 is configured to operate in the 8-bit non-multiplexed non-Intel <sup>®</sup> architecture mode (Mode 3), this signal functions as follows: when the CPU reads from the IA82527, dsack0_n active low indicates that the data are valid; when the CPU writes to the IA82527, dsack0_n active low indicates that the data have been received.		
е	rd_n/ <b>e</b>	6	44	enable. Input. Active High. Mode 3 (asynchronous). When the IA82527 is configured to operate in the 8-bit non- multiplexed non-Intel <sup>®</sup> architecture mode (Mode 3), this signal functions as follows: when the CPU reads from or writes to the IA82527, e active high indicates that the address is valid.		
іср	a0/ad0/ <b>icp</b>	4	42	idle clock polarity. Input. Serial Interface Mode. When this input is a logic 0, the polarity for the idle state of <b>sclk</b> is low. When this input is a logic 1, the polarity for the idle state of <b>sclk</b> is high.		
	int_n/ V <sub>cc</sub> /2	24	18	<ul> <li>interrupt. Output (open collector). Active Low.</li> <li>On the IA82527, two pins can provide the interrupt (int_n) output; however, depending on the setting of the MUX bit in the CPU Interface Register (02H), only one of the pins will serve as the source of int_n as follows:</li> <li>PLCC Package: <ul> <li>When the MUX bit of the CPU Interface Register is 0, pin 24 functions as the int_n output and pin 11 functions as p2.6.</li> </ul> </li> </ul>		
int_n	int_n/p2.6	11	5	<ul> <li>When the MUX bit of the CPU Interface Register is 1, pin 11 functions as the int_n output and pin 24 functions as V<sub>cc</sub>/2.</li> <li>QFP Package: <ul> <li>When the MUX bit of the CPU Interface Register is 0, pin 18 functions as the int_n output and pin 5 functions as p2.6.</li> <li>When the MUX bit of the CPU Interface Register is 1, pin 5 functions as the int_n output and pin 18 functions as V<sub>cc</sub>/2.</li> </ul> </li> </ul>		

#### PRELIMINARY

Signal	Pin			Description				
	Name	PLCC	QFP					
miso	ready/ <b>miso</b>	28	22	master in slave out. Output (open drain). Serial Interface Mode. When the IA82527 is configured to operate with a serial interface, miso is the serial data output.				
				<pre>modeN (N = 1 or 0). Input. The logic levels at the mode0 and mode1 inputs determine the operating mode (i.e., interface type) of the IA82527 as follows: mode1 mode0 Interface Type</pre>				
mode0	_	44	38	0       0       8-bit Multiplexed Intel <sup>®</sup> 0       1       16-bit Multiplexed Intel <sup>®</sup> 1       0       8-bit Multiplexed Non-Intel <sup>®</sup> 1       1       8-bit Non-Multiplexed Non-Intel <sup>®</sup> 1       1       8-bit Non-Multiplexed Non-Intel <sup>®</sup> The mode1 and mode0 inputs are also used to establish the Serial Interface Mode as follows: when the IA82527 is reset, if				
mode1	_	30	24	<ul> <li>mode1 = 0</li> <li>mode0 = 0</li> <li>rd_n = 0</li> <li>wr_n = 0</li> <li>the Serial Interface Mode will be selected.</li> <li>The mode1 and mode0 pins are internally connected to weak pull-downs. These pins will be pulled low during reset if unconnected. Following reset, these pins will float.</li> </ul>				
mosi	a4/ad4/mosi	42	36	<ul> <li>master out slave in. Input. Serial Interface Mode.</li> <li>When the IA82527 is configured to operate with a serial interface, mosi is the serial data input.</li> </ul>				
				continued				



Page 13 of 45

#### PRELIMINARY

Signal	Pin			Description		
	Name	PLCC	QFP	•		
p1.0	ad8/d0/ <b>p1.0</b>	38	32	<b>p</b> ort <b>1</b> , bit <b>N</b> (N = 7–0). Input/Output (general-purpose). Mode 0, Mode 2, and Serial Interface Mode.		
p1.1	ad9/d1/ <b>p1.1</b>	37	31	outputs. Programming is accomplished by writing to the P1CONF Register (9FH). The 8 bits of the P1CONF Register, P1CONF7– P1CONF0, correspond directly to pins <b>p1.7–p1.0</b> . Writing a 0 to a bit		
p1.2	ad10/d2/ <b>p1.2</b>	36	30	in the P1CONF Register causes the corresponding pin to be configured as a high-impedance input. Writing a 1 to a bit in the P1CONF Register causes the corresponding pin to be configured as		
p1.3	ad11/d3/ <b>p1.3</b>	35	29	a push-pull output. All Port 1 pins have weak pull-ups until the port is configured by writing to the P1CONF Register. The default value of the P1CONF Register following a reset is 00H.		
p1.4	ad12/d4/ <b>p1.4</b>	34	28	Data are read from Port 1 via the P1IN Register (BFH). A logic 0 for any bit in this register means that a logic 0 was read from the		
p1.5	ad13/d5/ <b>p1.5</b>	33	27	from the corresponding pin; a logic 1 for any bit means that a logic 1 was read from the corresponding pin. The default value of the P1IN Register following a reset is FFH.		
p1.6	ad14/d6/ <b>p1.6</b>	32	26	Data are written to Port 1 via the P1OUT Register (DFH). Writing a logic 0 to any bit in this register means that a logic 0 is written to the corresponding pin: writing a logic 1 to any bit means that a logic 1 is		
p1.7	ad15/d7/ <b>p1.7</b>	31	25	written to the corresponding pin. The default value of the P1OUT Register following a reset is 00H.		
p2.0	_	17	11	<b>p</b> ort <b>2</b> , bit <b>N</b> (N = 7–0). Input/Output. Port 2 bits <b>n</b> 2 <b>7–n</b> 2 <b>0</b> , can be individually programmed as inputs or		
p2.1	_	16	10	outputs. Programming is accomplished by writing to the P2CONF Register (AFH). The 8 bits of the P2CONF Register, P2CONF7– P2CONF0, correspond directly to pins <b>p2.7–p2.0</b> . Writing a 0 to a bit		
p2.2	_	15	9	in the P2CONF Register causes the corresponding pin to be configured as a high-impedance input. Writing a 1 to a bit in the P2CONF Register causes the corresponding pin to be configured as		
p2.3	_	14	8	a push-pull output. All Port 2 pins have weak pull-ups until the port is configured by writing to the P2CONF Register. The default value of the P1CONF Register following a reset is 00H.		
p2.4	_	13	7	Data are read from Port 2 via the P2IN Register (CFH). A logic 0 for any bit in this register means that a logic 0 was read from the corresponding pin: a logic 1 for any bit means that a logic 1 was read		
p2.5	_	12	6	from the corresponding pin. The default value of the P2IN Register following a reset is FFH.		
p2.6	int_n/ <b>p2.6</b>	11	5	Data are written to Port 2 via the P2OUT Register (EFH). Writing a logic 0 to any bit in this register means that a logic 0 is written to the corresponding pin; writing a logic 1 to any bit means that a logic 1 is		
p2.7	wrh_n/ <b>p2.7</b>	10	4	written to the corresponding pin. The default value of the P2OUT Register following a reset is 00H.		

Copyright © 2007

F

EN21070504-00

As of Production Ver. 00

#### continued . . .

Table 3. IA82527 Pin/Signal Descriptions, continue	d
--	---

Signal	Pin			Description			
	Name	PLCC	QFP				
rd_n	rd_n/e	6	44	<b>r</b> ead. Input. Active Low. Mode 0 and Mode 1. When <b>rd_n</b> is asserted (low), it causes the IA82527 to drive the data from the location being read onto the data bus.			
ready	<b>ready</b> /miso	28	22	<b>ready</b> . Output (open drain). Active High. Mode 0 and Mode 1. When ready is asserted (high), it signals the completion of a bus cycle. The ready output is provided to force system CPU wait states as required.			
reset_n	_	29	23	reset.Input.Active Low.When the reset_n signal is asserted (low), the IA82527 is initialized.There are two reset situations:Cold Reset.Chis is a power-on reset:As $V_{CC}$ is driven to a validlevel (power on), the reset_n signal must be driven low for aminimum of 1 ms measured from a valid $V_{CC}$ level.No falling edgeon the reset_n pin is required during a cold reset.Warm Reset.Warm Reset.For this reset, $V_{CC}$ remains at a valid level (i.e., poweris already on and remains on) while reset_n is driven low for aminimum of 1 ms.			
r-w_n	wr_n/wrl_n/ <b>r-w_n</b>	7	1	read-write. Input. Active High (read)-Active Low (write). Mode 3. When r-w_n is high, it signals a read cycle. When r-w_n is low, it signals a write cycle.			
rx0	_	22	16	<ul> <li>Receive (rx), lines 0 and 1. Input.</li> <li>Pins rx0 and rx1 are the inputs to the IA82527 from the Controller Area Network (CAN) bus lines. These pins connect internally to the receiver input comparator. Serial data from the CAN bus can be received using both rx0 and rx1 or by using only rx0 as follows:</li> <li>When the CoBy Bit in the Bus Configuration Register (2FH) is a 0, rx0 and rx1 are connected to the input comparator. (rx0 is connected to the non-inverting input and rx1 is connected to the inverting input and rx1 is connected</li> </ul>			
rx1	_	21	15	<ul> <li>When the CoBy Bit in the Bus Configuration Register (2FH) is a 1, input comparison is disabled, and rx0, which is still connected to the non-inverting input of the comparator, is the CAN bus line input. For this configuration, the DcR0 bit of the Bus Configuration Register must be a 0.</li> <li>After a cold reset (power on), the default configuration is the use of both rx0 and rx1 for the CAN bus input.</li> </ul>			
sclk	a6/ad6/ <b>sclk</b>	40	34	serial clock. Input. Serial Interface Mode. The sclk pin is the serial clock input to the IA82527 (slave device). The clock signal is provided by the master device.			
				continued			

Innovasic<sup>©</sup> Semiconductor EN21070504-00

#### PRELIMINARY

#### Table 3. IA82527 Pin/Signal Descriptions, continued

Signal	Pin			Description				
Signal	Name	PLCC	QFP	Description				
ste	a3/ad3/ <b>ste</b>	43	37	<ul> <li>synchronization transmission enable. Input. Serial interface Mode. The logic level at the ste pin enables the transmission of the synchronization bytes through the IA82527 miso pin while the master device transmits the Address and Control Byte as follows:</li> <li>When a logic 0 is placed on the ste pin, the synchronization bytes sent through the miso pin are 00H and 00H.</li> <li>When a logic 1 is placed on the ste pin, the synchronization bytes sent through the miso pin are AAH and 55H.</li> </ul>				
tx0	_	26	20	Transmit ( <b>tx</b> ), lines <b>0</b> and <b>1</b> . Output (push-pull). Pins <b>tx0</b> and <b>tx1</b> are the outputs from the IA82527 to the Controller Area Network (CAN) bus lines.				
tx1	_	25	19	During a recessive bit, $tx0$ is high and $tx1$ is low. During a dominant bit, $tx0$ is low and $tx1$ is high.				
V <sub>CC</sub>	_	1	39	bit, $tx0$ is low and $tx1$ is high. Power ( $V_{cc}$ ). This pin provides power for the IA82527 device. It must be connected to a +5V DC power source.				
V <sub>cc</sub> /2	int_n/ <b>V</b> cc <b>/2</b>	24	18	Reference Voltage, ISO Physical Layer (V <sub>cc</sub> /2). Output. The V <sub>cc</sub> /2 pin provides a reference voltage for the ISO low-speed physical layer: • 2.38V DC (minimum) to 2.60V DC (maximum) (V <sub>cc</sub> = +5.00V; I <sub>OUT</sub> $\leq$ 75 µA) This pin only functions as V <sub>cc</sub> /2 when the MUX bit of the CPU Interface Register (02H) is 1.				
V <sub>SS1</sub>	_	23	17	Ground, Digital ( $V_{SS1}$ ). This pin provides the digital ground (0V) for the IA82527. It must be connected to a $V_{SS}$ board plane.				
V <sub>SS2</sub>	_	20	14	Ground, Analog ( $V_{SS2}$ ). This pin provides the ground (0V) for the IA82527 analog comparator. It must be connected to a $V_{SS}$ board plane.				
				continued				



#### As of Production Ver. 00

#### Table 3. IA82527 Pin/Signal Descriptions, continued

Signal	Pin			Description			
	Name	PLCC	QFP				
wr_n	<b>wr_n</b> /wrl_n/r-w_n	7	1	<pre>write. Input. Active Low. Mode 0. When wr_n is asserted (low), it signals a write cycle.</pre>			
wrh_n	wrh_n/p2.7	10	4	write high byte. Input. Active Low. Mode 1. When wrh_n is asserted (low), it signals a write cycle for the high byte of data (bits 15–8).			
wrl_n	wr_n/ <b>wrl_n</b> /r-w_n	7	1	When <b>wrh_n</b> is asserted (low), it signals a write cycle for the high byte of data (bits 15–8). <b>wr</b> ite low byte. Input. Active Low. Mode 1. When <b>wrl_n</b> is asserted (low), it signals a write cycle for the low by of data (bits 7–0). Crystal ( <b>xtal</b> ) 1. Input. The <b>xtal1</b> pin is the input connection for an external crystal that			
xtal1	_	18	12	Crystal ( <b>xtal</b> ) <b>1</b> . Input. The <b>xtal1</b> pin is the input connection for an external crystal that drives the IA82527 internal oscillator. (When an external crystal is used, it is connected between this pin and the <b>xtal2</b> pin—see next table entry.) <b>NOTE:</b> If an external oscillator or clock source is used to drive the IA82527 instead of a crystal, the <b>xtal1</b> pin is the input for this clock source.			
xtal2	_	19	13	Crystal ( <b>xtal</b> ) <b>2</b> . Output (push-pull). The <b>xtal2</b> pin is the output connection for an external crystal that drives the IA82527 internal oscillator. (When an external crystal is used, it is connected between this pin and the <b>xtal1</b> pin—see previous table entry.) <b>NOTE:</b> If an external oscillator or clock source is used to drive the IA82527 instead of a crystal, <b>xtal2</b> must be left unconnected (i.e., must be floated). Additionally, the <b>xtal2</b> output must not be used as a clock source for other system components.			



#### 3. Maximum Ratings, Thermal Characteristics, and DC Parameters

For the Innovasic Semiconductor IA82527 Serial Communications Controller, the absolute maximum ratings, thermal characteristics, and DC parameters are provided in Tables 4-6, respectively.

Additionally, the DC parameters of the ISO Physical Layer are provided in Table 7.

#### NOTE

The values provided in the following tables are preliminary.

# - ---

Table 4. IA82527 Absolute Maximum Ratings

Parameter	Rating
Storage Temperature	−65°C to +150°C
Case Temperature under Bias	−65°C to +120°C
Supply Voltage with Respect to Vss	-0.5V to +6.5V
Voltage on Pins other than Supply with Respect to Vss	-0.5V to +5.5V

#### Table 5. IA82527 Thermal Characteristics

Symbol	Characteristic	Value	Units
T <sub>A</sub>	Ambient Temperature	User Determined	°C
P <sub>INT</sub>	Device Internal Power Dissipation	$I_{DD} \times V_{DD}$	W
P <sub>I/O</sub>	I/O Pin Power Dissipation	User Determined	W
PD	Total Power Dissipation	P <sub>INT</sub> + P <sub>I/O</sub>	W
0	44-Pin PLCC Package	To Be Determined	°C M
UJa	44-Pin QFP Package	To Be Determined	0/00
TJ	Average Junction Temperature	$T_A$ + ( $P_D \times \Theta_{Ja}$ )	°C



EN21070504-00

04 May 2007

#### PRELIMINARY

Symbol	Parameter	Pin(s)	Minimum	Maximum	Units	Notes		
V <sub>CC</sub>	Supply Voltage		4.5	5.5	V	—		
		ad7-ad0	-0.5	0.5		Mode 3		
V	Voltage, Input Low	p1.7–p1.0, p2.7–p2.0	_	0.3(V <sub>CC</sub> )	V	Not connected to a host CPU		
• IL	· ····g·,p ·· _···	rx0	—	0.5		Comparator bypassed		
			-0.5	0.8		All other pins		
		p1.7–p1.0, p2.7–p2.0	0.7(V <sub>CC</sub> )			Not connected to a host CPU		
VILL	Voltage Input High	reset_n	3.0	V <sub>CC</sub> + 0.5	V	<b>reset_n</b> hysteresis = 200mV		
• I⊓		rx0	4.0	_	v	Comparator bypassed		
			3.0	V <sub>CC</sub> + 0.5		All other pins		
V <sub>OL</sub>	Voltage, Output Low	tx0, tx1			V	See Table 7		
				0.45		All other pins; $I_{OL}$ = 1.6 mA		
	Voltage, Output High	clkout	0.8(V <sub>CC</sub> )	_	V	I <sub>OH</sub> = −80 µA		
V <sub>OH</sub>		tx0, tx1				See Table 7		
			V <sub>CC</sub> – 0.8	_		All other pins; $I_{OH} = -200 \ \mu A$		
I <sub>LEAK</sub>	Input Leakage Current			±10	μA	$V_{SS} < V_{IN} < V_{CC}$		
CIN	Pin Capacitance			10	pF	f <sub>CRYSTAL</sub> = 1 KHz		
I <sub>cc</sub>	Supply Current		_	50	mA	$f_{CRYSTAL}$ = 16 KHz; all pins are driven to V <sub>SS</sub> or V <sub>CC</sub> .		
I <sub>SLEEP-E</sub>	Sleep Current			700		Vcc/2 enabled; no load.		
I <sub>SLEEP-D</sub>	Sleep Current		—	100	μA	V <sub>cc</sub> /2 disabled.		
I <sub>PD</sub>	Power-Down Current		_	25		<b>xtal1</b> clocked; all pins driven to $V_{SS}$ or $V_{CC}$ .		
All ratings	All ratings listed are for the temperature range $T_A = -40^{\circ}$ C to $+125^{\circ}$ C ( $V_{CC} = 5V \pm 10^{\circ}$ ).							

#### Table 6. IA82527 DC Parameters

Copyright © 2007



#### Table 7. IA82527 ISO Physical Layer DC Parameters

Signal	Parameter	Minimum	Maximum	Units	Notes		
	Input Voltage	-0.5	V <sub>CC</sub> + 0.5	V	—		
	Common Mode Range	V <sub>ss</sub> + 1.0	V <sub>CC</sub> - 1.0	V	—		
	Differential Input Threshold	±100	_	mV	—		
rx0 & rx1; tx0 & tx1	Delay 1: receive comparator input delay + tx0/tx1 output delay	_	60	ns	Load on <b>tx0/tx1</b> = 100 pF; <b>rx0/rx1</b> differential = +100 mV to -100 mV		
	<u>Delay 2</u> : <b>rx0</b> pin delay (comparator bypassed) + <b>tx0/tx1</b> output delay	_	50	ns	Load on <b>tx0/tx1 =</b> 100 pF		
	Source Current on tx0, tx1	_	-10	mA	$V_{OUT} = V_{CC} - 1.0 V$		
	Sink Current on tx0, tx1	_	10	mA	V <sub>OUT</sub> = 1.0 V		
	Input Hysteresis for rx0/rx1	_	0	V	—		
V <sub>CC</sub> /2	Reference Voltage	2.38	2.62	V	$I_{OUT} \le 75 \ \mu\text{A}; \ V_{CC} = 5.0 \ V$		
All ratings listed are for the temperature range $T_A = -40^{\circ}C$ to $+125^{\circ}C$ (V <sub>CC</sub> = 5V ± 10%).							

Copyright © 2007



#### 4. Functional Description

#### 4.1 Hardware Architecture

A block diagram of the IA82527 CAN Serial Communications Controller is shown in Figure 3. The primary architectural features of the device are as follows:

- Controller Area Network (CAN) Controller
- RAM
- CPU Interface
- I/O Ports
- Programmable Clock Output

These features are briefly described in the following subsections.



#### Figure 3. IA82527 Functional Block Diagram

Copyright © 2007



EN21070504-00

#### 4.1.1 CAN Controller

The CAN Controller block of the IA82527 supports the interface to the CAN Bus via the **rx0**, **rx1**, **tx0**, and **tx1** lines. The CAN Controller manages the transceiver logic, error management logic, and the message objects, controlling the data stream between the RAM (parallel data) and the CAN Bus (serial data).

#### 4.1.2 RAM

The RAM block of the IA82527 provides the interface buffer between the system CPU and the CAN Bus. The IA82527 RAM provides storage for 15 message objects of 8-byte data length. The RAM is an interleaved-access memory, which means that access to the RAM is timeshared between the CPU Interface Logic and the CAN Bus.

#### 4.1.3 CPU Interface

The IA82527 is capable of interfacing to many commonly used microcontrollers. There are four parallel interface options and a serial interface option.

Different interface options, or modes, are selected using interface mode pins, **mode1** and **mode0**. The parallel interface modes that can be selected are as follows:

- 8-bit Intel<sup>®</sup> multiplexed address and data buses
- 16-bit Intel<sup>®</sup> multiplexed address and data buses
- 8-bit non- Intel<sup>®</sup> multiplexed address and data buses
- 8-bit non-multiplexed address and data buses

The serial interface mode is fully compatible with the Motorola<sup>®</sup> SPI protocol and will interface to most commonly used serial interfaces. The serial interface is implemented in slave mode only, and responds to the master using the specially designed serial interface protocol. The serial interface mode interconnection scheme is shown in Figure 4.





Copyright © 2007

EN21070504-00

www.Innovasic.com Customer Support:

Innovasic<sup>©</sup> Semiconductor

#### 4.1.4 I/O Ports

The IA82527 provides two 8-bit low-speed input/output (I/O) ports. Depending on the CPU interface mode selected, at least 7 and up to 16 I/O lines are available. Each I/O line is individually programmable to function either as an input or an output.

#### 4.1.5 Programmable Clock Output

Using an oscillator, clock divider register, and a driver circuit, the IA82527 provides a programmable clock output. The output frequency range available is from the external crystal frequency to that frequency divided by 15. The clock output allows the IA82527 to drive other devices such as the host CPU.

#### 4.2 Address Map

The IA82527 includes 256 8-bit locations that provide device configuration registers and message storage. The address map is shown in Figure 5.

#### 4.3 CAN Message Objects

Each CAN message object has a unique identifier and can be configured as either transmit or receive, except for the last message object. The last message object is a receive-only buffer with a special mask design to allow select groups of different message identifiers to be received. Each message object contains control and status bits.

All message objects have separate transmit and receive interrupts and status bits that allow the host CPU to determine when a message frame has been sent or received. The IA82527 implements a global masking feature that allows the user to globally mask any identifier bits of the incoming message. This mask is programmable, which permits application-specific message identification.

The Message Object Structure is shown in Figure 6.

Copyright © 2007



#### 04 May 2007

#### PRELIMINARY

As of	Production	Ver.	00
-------	------------	------	----

Address	Register/Message
00H	Control Register
01H	Status Register
02H	CPU Interface Register
03H	Reserved
04–05H	High-Speed Read Register
06–07H	Global Mask – Standard
08–0BH	Global Mask – Extended
0V-0FH	Message 15 Mask
10–1EH	Message 1
1FH	CLKOUT Register
20–2EH	Message 2
2FH	Bus Configuration Register
30–3EH	Message 3
3FH	Bit Timing Register 0
40–4EH	Message 4
4FH	Bit Timing Register 1
50–5EH	Message 5
5FH	Interrupt Register
60–6EH	Message 6
6FH	Reserved
70H–7EH	Message 7
7FH	Reserved
80–8EH	Message 8
8FH	Reserved
90–9EH	Message 9
9FH	P1CONF Register
A0–AEH	Message 10
AFH	P2CONF Register
B0–BEH	Message 11
BFH	P1IN Register
C0–CEH	Message 12
CFH	P2IN Register
D0–DEH	Message 13
DFH	P1OUT Register
E0-EEH	Message 14
EFH	P2OUT Register
F0–FEH	Message 15
FFH	Serial Reset Address Register

#### Figure 5. IA82527 Address Map

Copyright © 2007



EN21070504-00

#### 04 May 2007

#### PRELIMINARY

Offset (Base Address +n)	Message Component	
+0	Control Register 0	
+1	Control Register 1	
+2	Arbitration Register 0	
+3	Arbitration Register 1	
+4	Arbitration Register 2	
+5	Arbitration Register 3	
+6	Message Configuration Register	
+7	Data Byte 0	
+8	Data Byte 1	
+9	Data Byte 2	
+10	Data Byte 3	
+11	Data Byte 4	
+12	Data Byte 5	
+13	Data Byte 6	
+14	Data Byte 7	

Figure 6. IA82527 Message Object Structure

Copyright © 2007



EN21070504-00

#### 5. AC Characteristics

The AC characteristics of the IA82527 are provided in the figures and tables of this chapter.

The IA82527 can be configured to operate in the following parallel and serial CPU interface modes:

- Mode 0: 8-Bit Multiplexed Intel<sup>®</sup> Architecture
- Mode 1: 16-Bit Multiplexed Intel<sup>®</sup> Architecture
- Mode 2: 8-Bit Multiplexed Non-Intel® Architecture
- Mode 3: 8-Bit Non-Multiplexed Non-Intel<sup>®</sup> Architecture
- Serial Interface Mode

The AC characteristics of these modes in operation of are provided as follows:

- Mode 0 and Mode 1 General Bus Timing (Table 8/Figure 7)
- Mode 0 and Mode 1 **ready** Timing for Read Cycle (Table 8/Figure 8)
- Mode 0 and Mode 1 **ready** Timing for Write Cycle with No Write Pending (Table 8/Figure 9)
- Mode 0 & Mode 1 ready Timing for Write Cycle with Write Pending (Table 8/Figure 10)
- Mode 2 General Bus Timing (Table 9/Figure 11)
- Mode 3, Asynchronous Operation, Read Cycle (Table 10/Figure 12)
- Mode 3, Asynchronous Operation, Write Cycle (Table 10/Figure 13)
- Mode 3, Synchronous Operation, Read Cycle (Table 11/Figure 14)
- Mode 3, Synchronous Operation, Write Cycle (Table 11/Figure 15)
- Serial Interface Mode, **icp** = 0 and **cp** = 0 (Table 12/Figure 16)
- Serial Interface Mode, icp = 1 and cp = 1 (Table 12/Figure 17)

#### NOTE

The values provided in the following tables and figures are preliminary.

Copyright © 2007



As of Production Ver. 00	

Symbol	Parameter	Minimum	Maximum
1/t <sub>xtal</sub>	Oscillator Frequency	8 MHz	16 MHz
1/t <sub>SCLK</sub>	System Clock Frequency	4 MHz	10 MHz
1/t <sub>MCLK</sub>	Memory Clock Frequency	2 MHz	8 MHz
t <sub>AVLL</sub>	Address Valid to <b>ale</b> Low	7.5 ns	_
t <sub>LLAX</sub>	Address Hold after ale Low	10 ns	—
t <sub>LHLL</sub>	ale High Time	30 ns	—
t <sub>LLRL</sub>	ale Low to rd_n Low	20 ns	—
t <sub>CLLL</sub>	cs_n Low to ale Low	10 ns	—
t <sub>QVWH</sub>	Data Setup to wr_n or wrh_n High	27 ns	_
t <sub>WHQX</sub>	Input Data Hold after <b>wr_n</b> or <b>wrh_n</b> High	10 ns	—
t <sub>WLWH</sub>	wr_n or wrh_n Pulse Width	30 ns	—
t <sub>WHLH</sub>	<pre>wr_n or wrh_n High to Next ale High</pre>	8 ns	—
t <sub>whCH</sub>	wr_n or wrh_n High to cs_n High	0 ns	—
t <sub>RLRH</sub>	This time is long enough to initiate a double read cycle by loading the High Speed Registers (04H, 05H), but is too short to read from 04H and 05H (see $t_{RLDV}$ ).	40 ns	_
t <sub>RLDV</sub>	<b>rd_n</b> Low to Data Valid (Only for Registers 02H, 04H, 05H)	0 ns	55 ns
t <sub>RLDV1</sub>	<b>rd_n</b> Low Data to Data Valid (for all Registers except 02H, 04H, 05H) for Read Cycle without a Previous Write	_	1.5 t <sub>MCLK</sub> + 100 ns
t <sub>RLDV1</sub>	<b>rd_n</b> Low Data to Data Valid (for all Registers except 02H, 04H, 05H) for Read Cycle with a Previous Write	_	3.5 t <sub>MCLK</sub> + 100 ns
t <sub>RHDZ</sub>	Data Float after <b>rd_n</b> High	0 ns	45 ns
town	<b>cs_n</b> Low to <b>ready</b> Setup (Load Capacitance on the ready Output = 50 pF, V <sub>OL</sub> = 1.0 V)	_	32 ns
~ULTV	<b>cs_n</b> Low to <b>ready</b> Setup (Load Capacitance on the ready Output = 50 pF, V <sub>OL</sub> = 0.45 V)	_	40 ns
t <sub>WLYZ</sub>	wr_n or wrh_n Low to ready Float for a Write Cycle if No Previous Write is Pending	_	145 ns
continued			

#### Table 8. Mode 0 and Mode 1 General Bus and ready Timing



#### PRELIMINARY

Table 8.	Mode 0 &	Mode 1	General B	us and ready	Timing, continued
----------	----------	--------	-----------	--------------	-------------------

Symbol	Parameter	Minimum	Maximum
t <sub>WHYZ</sub>	End of Last Write to <b>ready</b> Float for a Write Cycle if a Previous Write Cycle is Active	_	2 t <sub>MCLK</sub> + 100 ns
t <sub>RLYZ</sub>	<b>rd_n</b> Low to <b>ready</b> Float (for all registers except 02H, 04H, 05H) for Read Cycle without a Previous Write	Ι	2 t <sub>MCLK</sub> + 100 ns
t <sub>RLYZ</sub>	<b>rd_n</b> Low to <b>ready</b> Float (for all registers except 02H, 04H, 05H) for Read Cycle with a Previous Write	_	4 t <sub>MCLK</sub> + 100 ns
t <sub>whdv</sub>	<pre>wr_n High to Output Data Valid on Port 1 or Port 2</pre>	t <sub>MCLK</sub>	2 t <sub>MCLK</sub> + 500 ns
t <sub>COPO</sub>	<b>clkout</b> Period (CD <sub>V</sub> is the value loaded in the CLKOUT Register representing the <b>clkout</b> divisor.)	(CD <sub>V</sub> + 1) t <sub>OSC</sub>	
t <sub>CHCL</sub>	<b>clkout</b> High Period (CD <sub>V</sub> is the value loaded in the CLKOUT Register representing the <b>clkout</b> divisor.)	(CD <sub>V</sub> + 1) <sup>1</sup> / <sub>2</sub> t <sub>osc</sub> - 10	(CD <sub>V</sub> + 1) <sup>1</sup> / <sub>2</sub> t <sub>osc</sub> - 15

Copyright © 2007



#### PRELIMINARY



Figure 7. Mode 0 and Mode 1 General Bus Timing





Figure 8. Mode 0 and Mode 1 ready Timing for Read Cycle





Innovasic<sup>©</sup> Semiconductor EN21070504-00



Figure 10. Mode 0 & Mode 1 ready Timing for Write Cycle with Write Active

Copyright © 2007



EN21070504-00

As of	Production	Ver.	00	
				-

## Table 9. Mode 2 General Bus Timing

Symbol	Parameter	Minimum	Maximum
1/t <sub>xtal</sub>	Oscillator Frequency	8 MHz	16 MHz
1/t <sub>SCLK</sub>	System Clock Frequency	4 MHz	10 MHz
1/t <sub>MCLK</sub>	Memory Clock Frequency	2 MHz	8 MHz
t <sub>AVSL</sub>	Address Valid to <b>as</b> Low	7.5 ns	
t <sub>SLAX</sub>	Address Hold after <b>as</b> Low	10 ns	
t <sub>ELDZ</sub>	Data Float after e Low	0 ns	45 ns
	<b>e</b> High to Data Valid for Registers 02H, 04H, 05H	0 ns	45 ns
t <sub>ehdv</sub>	e High to Data Valid (all Registers except for 02H, 04H, 05H) for Read Cycle without a Previous Write	_	1.5 t <sub>mclk</sub> + 100 ns
	e High to Data Valid (all Registers except for 02H, 04H, 05H) for Read Cycle with a Previous Write	_	3.5 t <sub>mclk</sub> + 100 ns
t <sub>QVEL</sub>	Data Setup to <b>e</b> Low	30 ns	—
t <sub>ELQX</sub>	Input Data Hold after e Low	20 ns	—
t <sub>ELDV</sub>	e Low to Output Data Valid on Port 1/2	t <sub>mclk</sub>	2 t <sub>mclk</sub> + 500 ns
t <sub>EHEL</sub>	<b>e</b> High Time	45 ns	
t <sub>SHSL</sub>	<b>as</b> High Time	30 ns	—
t <sub>RSEH</sub>	Setup Time of <b>r-w_n</b> to <b>e</b> High	30 ns	—
t <sub>SLEH</sub>	<b>as</b> Low to <b>e</b> High	20 ns	—
t <sub>CLSL</sub>	cs_n Low to as Low	20 ns	—
t <sub>ELCH</sub>	e Low to <b>cs_n</b> High	0 ns	—
t <sub>COPD</sub>	<b>clkout</b> Period (CD <sub>V</sub> is the value loaded in the CLKOUT Register representing the <b>clkout</b> divisor.)	(CD <sub>V</sub> + 1) <sup>•</sup> t <sub>osc</sub>	
t <sub>CHCL</sub>	<b>clkout</b> High Period (CD <sub>V</sub> is the value loaded in the CLKOUT Register representing the <b>clkout</b> divisor.)	(CD <sub>V</sub> + 1) <sup>1</sup> / <sub>2</sub> t <sub>osc</sub> - 10	(CD <sub>V</sub> + 1) <sup>1</sup> / <sub>2</sub> t <sub>osc</sub> - 15

Copyright © 2007











#### PRELIMINARY

Symbol	Parameter	Minimum	Maximum
1/t <sub>xtal</sub>	Oscillator Frequency	8 MHz	16 MHz
1/t <sub>sclk</sub>	System Clock Frequency	4 MHz	10 MHz
1/t <sub>MCLK</sub>	Memory Clock Frequency	2 MHz	8 MHz
t <sub>AVCL</sub>	Address or <b>r-w_n</b> Valid to <b>cs_n</b> Low Setup	3 ns	_
	<b>cs_n</b> Low to Data Valid (for High-Speed Registers 02H, 04H, and 05H)	0 ns	55 ns
t <sub>CLDV</sub>	<b>cs_n</b> Low to Data Valid (for Low-Speed Registers) Read Cycle without Previous Write	0 ns	1.5 t <sub>mclk</sub> + 100 ns
	<b>cs_n</b> Low to Data Valid (for Low-Speed Registers) Read Cycle with Previous Write	0 ns	3.5 t <sub>mclk</sub> + 100 ns
+	dsack0_n Low to Output Data Valid (for High-Speed Read Registers)	_	23 ns
<sup>I</sup> KLDV	dsack0_n Low to Output Data Valid (for Low-Speed Read Registers)	< 0 ns	_
t <sub>CHDV</sub>	Input Data Hold after <b>cs_n</b> High	15 ns	—
t <sub>CHDH</sub>	Output Data Hold after cs_n High	0 ns	—
t <sub>CHDZ</sub>	cs_n High to Output Data Float	—	35 ns
t <sub>снкн<sub>1</sub></sub>	<b>cs_n</b> High to <b>dsack0_n</b> = 2.4V (An on-chip pull-up will drive <b>dsack0_n</b> to approximately 2.4V; an external pull-up is required to drive this signal to a higher voltage.)	0 ns	55 ns
t <sub>снкн2</sub>	cs_n High to dsack0_n = 2.8V	—	150 ns
t <sub>CHKZ</sub>	cs_n High to dsack0_n Float	0 ns	100 ns
t <sub>CHCL</sub>	cs_n Width between Successive Cycles	25 ns	—
t <sub>CHAI</sub>	cs_n High to Address Invalid	7 ns	_
t <sub>CLCH</sub>	cs_n Width Low	65 ns	
t <sub>DVCH</sub>	CPU Write Data Valid to <b>cs_n</b> High	20 ns	
			continued

#### Table 10. Mode 3 Asynchronous Operation Timing



#### PRELIMINARY

Symbol	Parameter	Minimum	Maximum
t <sub>CLKL</sub>	<b>cs_n</b> Low to <b>dsack0_n</b> Low (for High- and Low-Speed Registers) Write Cycle without Previous Write	0 ns	67 ns
t <sub>CHKL</sub>	End of Previous Write ( <b>cs_n</b> High) to <b>dsack0_n</b> Low for a Write Cycle with a Previous Write	0 ns	2 t <sub>mclk</sub> + 145 ns
t <sub>COPD</sub>	<b>clkout</b> Period (CD <sub>V</sub> is the value loaded in the CLKOUT Register representing the <b>clkout</b> divisor.)	(CD <sub>V</sub> +	1) * t <sub>osc</sub>
t <sub>CHCL</sub>	<b>clkout</b> High Period (CD <sub>V</sub> is the value loaded in the CLKOUT Register representing the <b>clkout</b> divisor.)	(CD <sub>V</sub> + 1) * ½ t <sub>osc</sub> – 10	(CD <sub>V</sub> + 1) * ½ t <sub>osc</sub> – 15



#### Figure 12. Mode 3, Asynchronous Operation, Read Cycle

Copyright © 2007

F

Innovasic<sup>©</sup> Semiconductor EN21070504-00

#### PRELIMINARY



Figure 13. Mode 3, Asynchronous Operation, Write Cycle



#### PRELIMINARY

Symbol	Parameter	Minimum	Maximum	
1/t <sub>XTAL</sub>	Oscillator Frequency	8 MHz	16 MHz	
1/t <sub>SCLK</sub>	System Clock Frequency	4 MHz	10 MHz	
1/t <sub>MCLK</sub>	Memory Clock Frequency	2 MHz	8 MHz	
	e High to Data Valid (for High-Speed Registers 02H, 04H, and 5H)	—	55 ns	
t <sub>ehdv</sub>	e High to Data Valid (for Low-Speed Registers) Read Cycle without Previous Write	_	1.5 t <sub>mclk</sub> + 100 ns	
	e High to Data Valid (for Low-Speed Registers) Read Cycle with Previous Write	_	3.5 t <sub>mclk</sub> + 100 ns	
t <sub>ELDH</sub>	Data Hold after <b>e</b> Low for a Read Cycle	5 ns	—	
t <sub>ELDZ</sub>	Data Float after <b>e</b> Low	—	35 ns	
t <sub>ELDV</sub>	Data Hold after <b>e</b> Low for a Write Cycle	15 ns	—	
t <sub>AVEH</sub>	Address and <b>r-w_n</b> to e Setup	25 ns	—	
t <sub>ELAV</sub>	Address and <b>r-w_n</b> Valid after e Falls	15 ns	—	
t <sub>CVEH</sub>	<b>cs_n</b> Valid to <b>e</b> High	0 ns	—	
t <sub>ELCV</sub>	<b>cs_n</b> Valid after <b>e</b> Low	0 ns	—	
t <sub>DVEL</sub>	Data Setup to e Low	55 ns	—	
t <sub>EHEL</sub>	e Active Width	100 ns	—	
t <sub>AVAV</sub>	Start of a Write Cycle after a Previous Write Access	2 t <sub>mclk</sub>	—	
t <sub>AVCL</sub>	Address or <b>r-w_n</b> to <b>cs_n</b> Low Setup	3 ns	—	
t <sub>CHAI</sub>	cs_n High Address Invalid	7 ns	—	
t <sub>COPD</sub>	<b>clkout</b> Period (CD <sub>V</sub> is the value loaded in the CLKOUT Register representing the <b>clkout</b> divisor.)	(CD <sub>v</sub> + 1) * t <sub>osc</sub>		
t <sub>CHCL</sub>	<b>clkout</b> High Period (CD <sub>V</sub> is the value loaded in the CLKOUT Register representing the <b>clkout</b> divisor.)	(CD <sub>V</sub> + 1) * ½ t <sub>osc</sub> – 10	(CD <sub>V</sub> + 1) * ½ t <sub>osc</sub> + 15	

#### Table 11. Mode 3 Synchronous Operation Timing



Page 37 of 45

#### PRELIMINARY



Figure 14. Mode 3, Synchronous Operation, Read Cycle Timing



#### PRELIMINARY



Figure 15. Mode 3, Synchronous Operation, Write Cycle Timing

Copyright © 2007



EN21070504-00

Symbol	Parameter	Minimum	Maximum	
sclk	Serial Port Interface Clock	0.5 MHz	8 MHz	
t <sub>CYC</sub>	1/sclk	125 ns	2000 ns	
t <sub>sĸнı</sub>	Minimum Clock High Time	84 ns	—	
t <sub>sĸLO</sub>	Minimum Clock Low Time	84 ns	—	
t <sub>LEAD</sub>	Enable Lead Time	70 ns	—	
t <sub>LAG</sub>	Enable Lag Time	109 ns	—	
t <sub>ACC</sub>	Access Time	—	50 ns	
t <sub>PDO</sub>	Maximum Data Out Delay Time	—	59 ns	
t <sub>HO</sub>	Minimum Data Out Hold Time	0 ns	—	
t <sub>DIS</sub>	Maximum Data Out Disable Time		665 ns	
t <sub>SETUP</sub>	Minimum Data Setup Time	35 ns	—	
t <sub>HOLD</sub>	Minimum Data Hold Time	84 ns	—	
t <sub>RISE</sub>	Maximum Time for Input to go from $V_{OL}$ to $V_{OH}$	_	100 ns	
t <sub>FALL</sub>	Maximum Time for input to go from $V_{OH}$ to $V_{OL}$	_	100 ns	
t <sub>cs</sub>	Minimum Time between Consecutive <b>cs_n</b> Assertions	670 ns	—	
t <sub>COPD</sub>	<b>clkout</b> Period (CD <sub>V</sub> is the value loaded in the CLKOUT Register representing the <b>clkout</b> divisor.)	(CD <sub>V</sub> + 1) * t <sub>osc</sub>		
t <sub>CHCL</sub>	<b>clkout</b> High Period (CD <sub>V</sub> is the value loaded in the CLKOUT Register representing the <b>clkout</b> divisor.)	(CD <sub>V</sub> + 1) * ½ t <sub>osc</sub> – 10	(CD <sub>V</sub> + 1) * ½ t <sub>osc</sub> + 15	

#### Table 12. Serial Interface Mode Timing

As of Production Ver. 00

Copyright © 2007



#### PRELIMINARY



Figure 16. Serial Interface Mode, icp = 0 and cp = 0



Figure 17. Serial Interface Mode, icp = 1 and cp = 1

Copyright © 2007

EN21070504-00

www.Innovasic.com Customer Support:

Innovasic<sup>©</sup> Semiconductor

Page 41 of 45

1-888-824-4184

#### 6. Physical Dimensions

For the Innovasic Semiconductor IA82527 Serial Communications Interface, the physical dimensions for the available packages are provided in the following figures:

- 44-Pin PLCC Package: Figure 18
- 44-Pin QFP Package: Figure 19

A table specifying dimensions accompanies each figure (Tables 13 and 14).

Copyright © 2007



EN21070504-00





Dimension		Minimum	Nominal	Maximum	Units
Number of Pins	n	—	44	—	—
Number of Pins per Side	n1	—	11	—	—
Pitch	р	_	0.0500	_	
Overall Height	А	0.1650	_	0.1800	
Molded Package Thickness	A2	0.1450	_	0.1600	
Standoff	A1	0.0200	_	—	
Overall Width	E	0.6850	_	0.6950	inchoo
Overall Length	D	0.6850	_	0.6950	inches
Molded Package Width	E1	0.6500		0.6560	
Molded Package Length	D1	0.6500	_	0.6560	
Lead Thickness	С	0.0077	_	0.1160	
Lead Width	В	0.0130	0.0170	0.0210	
Pin 1 Corner Chamfer	СН	0.0420		0.0560	
Mold Draft Angle Top	α		7.00	_	dogroos
Mold Draft Angle Bottom	β	—	7.00	—	uegiees

Table 13.	44-Pin F	PLCC P	Physical	Dimensions

Copyright © 2007





Figure 19. 44-Pin QFP Physical Dimensions

Dimensions		Minimum	Nominal	Maximum	Units
Number of Pins	n	_	44		_
Number of Pins per Side	n1	—	11	—	_
Pitch	р	—	0.031	_	
Overall Height	А	—	_	0.096	
Molded Package Thickness	A2	—	0.079	—	
Standoff	A1	—	0.010	—	
Foot Length	L	0.029	0.035	0.041	
Footprint (Reference)	(F)	—	0.063	—	inchoo
Overall Width	E	0.510	0.520	0.530	inches
Overall Length	D	0.510	0.520	0.530	
Molded Package Width	E1	0.390	0.394	0.398	
Molded Package Length	D1	0.390	0.394	0.398	
Lead Thickness	С	0.005	0.007	0.009	
Lead Width	В	0.012	0.015	0.018	
Pin 1 Corner Chamfer	CH	—	0.030	—	
Mold Draft Angle Top	α	5.00		16.00	
Mold Draft Angle Bottom	β	5.00		16.00	degrees
Foot Angle	φ	0.00	_	10.00	

Table 14.	44-Pin	QFP	Physical	Dimensions
		<b>_</b>		

Copyright © 2007

EN21070504-00

#### 7. Ordering Information

Ordering information for the Innovasic IA82527 Serial Communications Controller is provided in Table 15.

Innovasic Part Number	Intel <sup>®</sup> Part Number	Package Status	Package Type	Temperature Grades
IA82527-PLC44A	AS/AN82527F8	Standard	44-Pin Plastic Leaded Chip Carrier (PLCC)	Automotive
IA82527-PTQ44A	AS/AN82527F8	Standard	44-Pin Quad Flat Package (QFP)	Automotive
IA82527-PLC44A-R	AS/AN82527F8	RoHS	44-Pin Plastic Leaded Chip Carrier (PLCC)	Automotive
IA82527-PTQ44A-R	AS/AN82527F8	RoHS	44-Pin Quad Flat Package (QFP)	Automotive

#### Table 15. IA82527 Ordering Information

Other packages and temperature grades may be available for an additional cost, longer lead time, or both.

Innovasic Semiconductor, Inc. 3737 Princeton Drive NE, Suite 130 Albuquerque, NM 87107-4327 
 Office:
 505.883.5263

 FAX:
 505.883.5477

 Toll Free:
 1-888.824.4184

www.innovasic.com

Copyright © 2007

Innovasic<sup>©</sup> Semiconductor