128Mb (2M×4Bank×16) Double DATA RATE SDRAM

Features

- Internal Double-Date-Rate architecture with 2 Accesses per clock cycle.
- VDD/VDDQ= $2.5V \pm 0.2V$ for (-75 and -6)
- VDD/VDDQ= $2.6V \pm 0.1V$ for (-5)
- 2.5V SSTL-2 compatible I/O
- Burst Length (B/L) of 2, 4, 8
- 2,2.5,3 Clock read latency
- Bi-directional, intermittent data strobe(DQS)
- All inputs except data and DM are sampled at the positive edge of the system clock.
- · Data Mask (DM) for write data
- Sequential & Interleaved Burst type available
- Auto Precharge option for each burst accesses
- DQS edge-aligned with data for Read cycles
- DQS center-aligned with data for Write cycles
- DLL aligns DQ & DQS transitions with CLK's
- · Auto Refresh and Self Refresh
- 4,096 Refresh Cycles / 64ms

Description

The EM428M1644RTA is high speed Synchronous graphic RAM fabricated with ultra high performance CMOS process containing 134,217,728 bits which organized as 2Meg words x 4 banks by 16 bits.


The 128Mb DDR SDRAM uses a double data rate architecture to accomplish high-speed operation.

The data path internally prefetches multiple bits and It transfers the datafor both rising and falling edges of the system clock. It means the doubled data bandwidth can be achieved at the I/O pins.

Available packages:TSOPII 66P 400mil.

Ordering Information

| Part No | Organization | Max. Freq | Package | Grade | Pb |
|-------------------|--------------|---------------|----------------|------------|------|
| EM428M1644RTA-75F | 8M X 16 | 133MHz @CL2.5 | 66pin TSOP(II) | Commercial | Free |
| EM428M1644RTA-6F | 8M X 16 | 166MHz @CL2.5 | 66pin TSOP(II) | Commercial | Free |
| EM428M1644RTA-5F | 8M X 16 | 200MHz @CL3 | 66pin TSOP(II) | Commercial | Free |




eorex

EM428M1644RTA

* EOREX reserves the right to change products or specification without notice.

Pin Assignment



66pin TSOP-II / (400mil × 875mil) / (0.65mm Pin pitch)

EM428M1644RTA

Pin Description (Simplified)

| Pin | Name | Function |
|---|-------------------|---|
| 45,46 | CLK,/CLK | (System Clock) Clock input active on the Positive rising edge except for DQ and DM are active on both edge of the DQS. CLK and /CLK are differential clock inputs. |
| 24 | /CS | (Chip Select) /CS enables the command decoder when "L" and disable the command decoder when "H". The new command are over-Looked when the command decoder is disabled but previous operation will still continue. |
| 44 | CKE | (Clock Enable) Activates the CLK when "H" and deactivates when "L". When deactivate the clock,CKE low signifies the power down or self refresh mode. |
| 28~32,35~41 | A0~A11 | (Address) Row address (A0 to A11) and Calumn address (CA0 to CA8) are multiplexed on the same pin. CA10 defines auto precharge at Calumn address. |
| 26, 27 | BA0, BA1 | (Bank Address) Selects which bank is to be active. |
| 23 | /RAS | (Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge. |
| 22 | /CAS | (Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. |
| 21 | /WE | (Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. |
| 16/51 | LDQS/UDQS | (Data Input/Output) Data Inputs and Outputs are synchronized with both edge of DQS. |
| 20/47 | LDM/UDM | (Data Input/Output Mask) DM controls data inputs.LDM corresponds to the data on DQ0~DQ7.UDM corresponds to the data on DQ8~DQ15. |
| 2, 4, 5, 7, 8, 10, 11, 13, 54, 56, 57, 59, 60, 62, 63, 65 | DQ0~DQ15 | (Data Input/Output) Data inputs and outputs are multiplexed on the same pin. |
| 1,18,33/ 34,48,66 | V_{DD}/V_{SS} | (Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits. |
| 3, 9, 15, 55.61/ 6, 12, 52, 58,64 | V_{DDQ}/V_{SSQ} | (Power Supply/Ground) V _{DDQ} and V _{SSQ} are power supply pins for the output buffers. |
| 14,17,19,25,42, 43,50,53 | NC/RFU | (No Connection/Reserved for Future Use) This pin is recommended to be left No Connection on the device. |
| 49 | VREF | (Input) SSTL-2 Reference voltage for input buffer. |

Absolute Maximum Rating

| Symbol | Item | Item Rating | | | |
|---|-----------------------------|--------------------|---------|----|--|
| V_{IN}, V_{OUT} | Input, Output Voltage | -0.3 ~ | V | | |
| V_{DD}, V_{DDQ} | Power Supply Voltage | -0.3 ~ | V | | |
| T _{OP} Operating Temperature Range | | Commercial | 0 ~ +70 | °C | |
| I OP | Operating remperature hange | Extended -25 ~ +85 | | C | |
| T _{STG} | Storage Temperature Range | -55 ~ | +150 | ℃ | |
| P _D | Power Dissipation | 1 | | W | |
| los | Short Circuit Current | 5 | 0 | mA | |

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (V_{CC} =2.5V, f=1MHz, T_A =25 $^{\circ}$ C)

| Symbol | Parameter | Min. | Тур. | Max. | Units |
|------------------|--|------|------|------|-------|
| C _{CLK} | Clock Capacitance(CLK,/CLK) | 2.5 | | 4.0 | pF |
| Cı | Input Capacitance for CKE, Address, /CS, /RAS, /CAS, /WE | 2.5 | | 4.5 | рF |
| Co | DM,Data&DQS Input/Output Capacitance | 4.0 | | 6.5 | рF |

Recommended DC Operating Conditions (T_A =-0 °C ~+70 °C)

| Symbol | Parameter | Min. | Тур. | Max. | Units |
|-----------------|---------------------------------------|------------------------|------|------------------------|-------|
| V_{DD} | Power Supply Voltage | 2.3 | 2.5 | 2.7 | V |
| V_{DDQ} | Power Supply Voltage (for I/O Buffer) | 2.3 | 2.5 | 2.7 | V |
| V_{REF} | I/O Logic high Voltage | 1.15 | 1.25 | 1.35 | V |
| V_{TT} | I/O Termination Voltage | V _{REF} -0.04 | | V _{REF} +0.04 | V |
| V _{IH} | Input Logic High Voltage | V _{REF} +0.18 | | $V_{DDQ}+0.3$ | V |
| V_{IL} | Input Logic Low Voltage | -0.3 | • | V _{REF} -0.18 | V |

Recommended DC Operating Conditions

 $(V_{DD}=2.5V\pm0.2V, T_{A}=0 \,^{\circ}\text{C} \sim 70 \,^{\circ}\text{C})$

| Symbol | Parameter | Test Conditions | Max. | Units |
|-------------------|---|--|------------|-------|
| I _{DD1} | Operating Current (Note 1) | Burst length=2, t _{RC} ≥t _{RC} (min.), I _{OL} =0mA, One bank active | 120 | mA |
| I _{DD2P} | Precharge Standby Current in Power Down Mode | CKE≤V _{IL} (max.), t _{CK} =min | 20 | mA |
| I _{DD2N} | Precharge Standby Current in Non-power Down Mode | CKE≥V _{IL} (min.), t _{CK} =min, /CS≥V _{IH} (min.) Input signals are changed one time during 2 clks | 45 | mA |
| I _{DD3P} | Active Standby Current in Power Down Mode | CKE≤V _{IL} (max.), t _{CK} =min | 20 | mA |
| I _{DD3N} | Active Standby Current in Non-power Down Mode | CKE≥V _{IH} (min.), t _{CK} =min, /CS≥V _{IH} (min.) Input signals are changed one time during 2 clks | 75 | mA |
| I _{DD4} | Operating Current (Burst Mode) (Note 2) | $t_{CK} \ge t_{CK}(min.), \ I_{OL} = 0mA,$ All banks active | 200 | mA |
| I _{DD5} | Refresh Current (Note 3) | t _{RC} ≥ t _{RFC} (min.), All banks active | 195 | mA |
| I _{DD6} | Self Refresh Current | CKE≤0.2V | 3 (Note 4) | mA |

^{*}All voltages referenced to V_{SS} .

Note 1: I_{DD1} depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during t_{CK} (min.)

Note 2: I_{DD4} depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during $t_{\text{CK}}\left(\text{min.}\right)$


Note 3: Min. of t_{RFC} (Auto refresh Row Cycle Times) is shown at AC Characteristics.

Note 4: Standard power version.

Recommended DC Operating Conditions (Continued)

| Symbol | Parameter | Test Conditions | Min. | Max. | Units |
|-----------------|---------------------------|--|-----------------------|-----------------------|-------|
| I _{IL} | Input Leakage Current | 0≤V _I ≤V _{DDQ} , V _{DDQ} =V _{DD} All other pins not under test=0V | -5 | +5 | uA |
| I _{OL} | Output Leakage Current | 0≤V _O ≤V _{DDQ} , D _{OUT} is disabled | -5 | +5 | uA |
| V _{OH} | High Level Output Voltage | I _O =-16.8mA | V _{TT} +0.76 | | V |
| V _{OL} | Low Level Output Voltage | I _O =+16.8mA | | V _{TT} -0.76 | V |


Block Diagram



AC Operating Test Conditions

 $(V_{DD}=2.5V\pm0.2V, T_{A}=0 ^{\circ}C \sim 70 ^{\circ}C)$

| | <u> </u> |
|----------------------------------|--|
| Item | Conditions |
| Output Reference Level | 1.25V/1.25V |
| Output Load | See diagram as below |
| Input Signal Level | V _{REF} +0.31V/ V _{REF} -0.31V |
| Transition Time of Input Signals | 1ns |
| Input Reference Level | V _{DDQ} /2 |



AC Operating Test Characteristics

 $(V_{DD}=2.5V\pm0.2V, T_{A}=0 ^{\circ}C \sim 70 ^{\circ}C)$


| Cumbal | Doromotor | | - | 5 | -1 | 6 | -7 | -7.5 | |
|-----------------------------------|--|---------------------------------|-------|------|------|------|-------|------|-----------------|
| Symbol | Parameter | | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{DQCK} | DQ output access from CL | K,/CLK | -0.65 | 0.65 | -0.7 | 0.7 | -0.75 | 0.75 | ns |
| t _{DQSCK} | DQS output access from C | DQS output access from CLK,/CLK | | 0.55 | -0.6 | 0.6 | -0.75 | 0.75 | ns |
| t_{CL}, t_{CH} | CL low/high level width | | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | t _{CK} |
| | | CL=2 | - | - | 7.5 | 12 | 10 | 12 | ns |
| t _{CK} | Clock Cycle Time | CL=2.5 | 6 | 12 | 6 | 12 | 7.5 | 12 | ns |
| | | CL=3 | 5 | 8 | - | - | - | - | ns |
| t_{DH}, t_{DS} | DQ and DM hold/setup time | | 0.4 | | 0.45 | | 0.5 | | ns |
| t _{DIPW} | DQ and DM input pulse width for each input | | 1.75 | | 1.75 | | 1.75 | | ns |
| t_{HZ},t_{LZ} | Data out high/low impedance time from CLK,/CLK | | -0.7 | 0.7 | -0.7 | 0.7 | -0.75 | 0.75 | ns |
| t _{DQSQ} | DQS-DQ skew for associat signal | ed DQ | 0 | .4 | 0.45 | | 0.5 | | ns |
| t _{DQSS} | Write command to first latch transition | ning DQS | 0.7 | 1.25 | 0.75 | 1.25 | 0.75 | 1.25 | t _{CK} |
| t _{DSL} ,t _{DS} | DQS input valid window | | 0. | 35 | 0.3 | 35 | 0.3 | 35 | t _{CK} |
| t _{MRD} | Mode Register Set comma time | nd cycle | 2 | 2 | 2 | 1 | 2 | 2 | t _{CK} |
| t _{WPRES} | Write Preamble setup time | | (|) | (|) | (|) | ns |
| t _{WPST} | Write Preamble | | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | t _{CK} |
| t _{IH} ,t _{IS} | Address/control input hold/setup time | | 0 | .7 | 0. | .8 | 1.0 | | ns |
| t _{RPRE} | Read Preamble | | 0.9 | 1.1 | 0.9 | 1.1 | 0.9 | 1.1 | t _{CK} |

AC Operating Test Characteristics (Continued)

 $(V_{DD}=2.5V\pm0.2V, T_{A}=0 \,{}^{\circ}\!\text{C} \,{}^{\sim}\!70 \,{}^{\circ}\!\text{C})$

| Cymbol | Doromotor | | 5 | | 6 | -75 | | Units |
|-------------------|--|--------------------|----------------------|---------------------|---------------------|---------------------|---------------------|-----------------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{RPST} | Read Postamble | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | t _{CK} |
| t _{RAS} | Active to Precharge command period | 40 | 70k | 42 | 70k | 45 | 70k | ns |
| t _{RC} | Active to Active command period | 5 | 55 | 6 | 0 | 6 | 5 | ns |
| t _{RFC} | Auto Refresh Row Cycle Time | 7 | 0 | 7 | 2 | 7 | 5 | ns |
| t _{RCD} | Active to Read or Write delay | 1 | 5 | 1 | 8 | 2 | :0 | ns |
| t _{RP} | Precharge command period | 1 | 15 18 | | 20 | | ns | |
| t _{RRD} | Active bank A to B command period | 1 | 0 | 1 | 2 | 1 | 5 | ns |
| t _{CCD} | Column address to column address delay | | 1 | | 1 | | 1 | |
| t _{CDLR} | Last data in to Read command | 2.5 t _C | (- t _{DQSS} | 2.5 t _{CK} | - t _{DQSS} | 2.5 t _{CK} | - t _{DQSS} | t _{CK} |
| t _{CDLW} | Last data in to Write command | 0 | | 0 | | 0 | | t _{CK} |
| t _{DPL} | Last data in to Precharge command | 2 | | 2 | | 2 | | t _{CK} |
| t _{XSNR} | Exit self Refresh to non-read command | 75 | | 75 | | 75 | | ns |
| t _{XSRD} | Exit self Refresh to read command | 200 | | 200 | | 200 | | ns |
| t _{REFI} | Average periodic refresh interval | | 15.6 | | 15.6 | | 15.6 | us |

Simplified State Diagram



1. Command Truth Table

| Command | Symbol | CK | Е | /CS | /RAS | /CAS | /WE | BA0, | A10 | A12~A0 |
|----------------------------|--------|-----|---|-----|--------|------|-------|------|-----|--------|
| Command | Symbol | n-1 | n | 2 | /11/13 | | /VV L | BA1 | Aio | AIZAU |
| Ignore Command | DESL | Н | Х | Н | X | X | Χ | Χ | Χ | Х |
| No Operation | NOP | Н | Χ | L | Ι | Η | Н | Χ | Χ | Χ |
| Burst Stop | BSTH | Н | Х | L | Н | Н | L | Χ | Χ | Χ |
| Read | READ | Н | Χ | L | Η | L | Н | ٧ | L | V |
| Read with Auto Pre-charge | READA | Н | Χ | L | Η | L | Н | V | Η | ٧ |
| Write | WRIT | Н | Χ | L | Η | L | L | V | L | ٧ |
| Write with Auto Pre-charge | WRITA | Н | Х | L | L | Н | Н | V | Н | V |
| Bank Activate | ACT | Н | Х | L | L | Н | Н | V | V | V |
| Pre-charge Select Bank | PRE | Н | Х | L | L | Н | L | V | L | Χ |
| Pre-charge All Banks | PALL | Н | Х | L | L | Н | L | Х | Н | Х |
| Mode Register Set | MRS | Η | Х | L | L | L | L | L | L | V |

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

2. CKE Truth Table

| Item | Command | Symbol | CK | Ε | /CS | /RAS | /CAS | /WE | Addr. |
|---------------|---------------------|--------|-----|---|-----|--------|------|------|-------|
| item | Command | Symbol | n-1 | n | 703 | /11/10 | 7 | /VVL | Addi. |
| Idle | CBR Refresh Command | REF | Н | Н | L | L | L | Н | Х |
| Idle | Self Refresh Entry | SELF | Н | L | L | L | L | Н | Х |
| Self Refresh | Self Refresh Exit | | L | Н | L | Н | Н | Н | Х |
| Sell Reliesii | Sell Hellesh Exit | | L | Н | Н | Х | Χ | Х | Х |
| Idle | Power Down Entry | | Η | L | Χ | Х | Х | Х | Х |
| Power Down | Power Down Exit | | L | Н | Χ | Х | Х | Χ | Х |

Remark H = High level, L = Low level, X = High or Low level (Don't care)

EM428M1644RTA

3. Operative Command Table

| o. ope. | | | _ | _ | | | | |
|------------------|-----|----|----|----|----------------------|----------------------------|--|--|
| Current State | /CS | /R | /C | /W | Addr. | Command | Action | |
| | Н | Χ | Х | Х | Х | DESL | NOP | |
| | L | Н | Н | Н | Х | NOP | NOP | |
| | L | Н | Н | L | Х | TERM | NOP | |
| | L | Н | L | Х | BA/CA/A10 | READ/WRIT/BW | ILLEGAL (Note 1) | |
| Idle | L | L | Н | Н | BA/RA | ACT | Bank active,Latch RA | |
| | L | L | Н | L | BA, A10 | PRE/PREA | NOP ^(Note 3) | |
| | L | L | L | Н | X | REFA | Auto refresh ^(Note 4) | |
| | L | L | L | L | Op-Code, Mode-Add | MRS | Mode register | |
| | Н | Χ | Χ | Χ | X | DESL | NOP | |
| | L | Н | Н | Н | X | NOP | NOP | |
| | L | Н | Н | L | BA/CA/A10 | READ/READA | Begin read,Latch CA, Determine auto-precharge | |
| Row | L | Н | L | L | BA/CA/A10 | WRIT/WRITA | Begin write,Latch CA, Determine auto-precharge | |
| Active | L | L | Н | Н | BA/RA | BA/RA ACT ILLEGAL (Note 1) | | |
| | L | L | Н | L | BA/A10 | PRE/PREA | Precharge/Precharge all | |
| | L | L | L | Н | Х | REFA | ILLEGAL | |
| | L | L | L | L | Op-Code, Mode-Add | MRS | ILLEGAL | |
| | Н | Χ | Χ | Χ | X | DESL | NOP(Continue burst to end) | |
| | L | Н | Н | Н | X | NOP | NOP(Continue burst to end) | |
| | L | Н | Н | L | Х | TERM | Terminal burst | |
| | L | Н | L | Н | BA/CA/A10 | | Terminate burst,Latch CA, | |
| | | | | | | READ/READA | Begin new read, | |
| Read | | | | | | | Determine Auto-precharge | |
| | L | L | Н | Н | BA/RA | ACT | ILLEGAL (Note 1) | |
| | L | L | Н | L | BA, A10 | PRE/PREA | Terminate burst, PrecharE | |
| | L | L | L | Н | X | REFA | ILLEGAL | |
| | L | L | L | L | Op-Code, Mode-Add | MRS | ILLEGAL | |
| | Н | Χ | Х | Χ | X | DESL | NOP(Continue burst to end) | |
| | L | Н | Н | Н | | | NOP(Continue burst to end) | |
| | L | Н | Н | L | X | TERM | ILLEGAL | |
| | | Н | L | Н | | | Terminate burst with DM="H",Latch | |
| | L | | | | BA/CA/A10 | READ/READA | CA,Begin read,Determine | |
| Write | | | | | | | auto-precharge (Note 2) | |
| | L | | | | | | Terminate burst,Latch CA,Begin | |
| | | Н | L | L | BA/CA/A10 | WRIT/WRITA | new write, Determine | |
| | | | | | | | auto-precharge (Note 2) | |
| | L | L | Н | Н | BA/RA | ACT | ILLEGAL (Note 1) | |
| | L | L | Н | L | BA, A10 | PRE/PREA | Terminate burst with DM="H", | |
| | | | | | | | Precharge | |
| | L | L | L | Н | Х | REFA | ILLEGAL | |
| | L | L | L | L | Op-Code, | MRS | ILLEGAL | |

3. Operative Command Table (Continued)

| Current State | /CS | /R | /C | /W Addr. | | Command | Action | |
|-------------------|-----|----|----|----------|----------------------|------------|---|--|
| | Н | Χ | Χ | Χ | X | DESL | NOP(Continue burst to end) | |
| | L | Н | Н | Н | X | NOP | NOP(Continue burst to end) | |
| | L | Н | Н | L | BA/CA/A10 | TERM | ILLEGAL | |
| Donal codds | L | Н | L | Χ | BA/RA | READ/WRITE | ILLEGAL (Note 1) | |
| Read with AP | L | L | Н | Н | BA/A10 | ACT | ILLEGAL (Note 1) | |
| 7.1 | L | L | Н | L | Х | PRE/PREA | ILLEGAL (Note 1) | |
| | L | L | L | Η | X | REFA | ILLEGAL | |
| | L | L | L | L | Op-Code, Mode-Add | MRS | ILLEGAL | |
| | Н | Χ | Χ | Χ | X | DESL | NOP(Continue burst to end) | |
| | L | Н | Н | Н | X | NOP | NOP(Continue burst to end) | |
| | L | Н | Н | L | X | TERM | ILLEGAL | |
| | L | Н | L | Х | BA/CA/A10 | READ/WRITE | ILLEGAL (Note 1) | |
| Write with AP | L | L | Н | Н | BA/RA | ACT | ILLEGAL (Note 1) | |
| | L | L | Н | L | BA/A10 | PRE/PREA | ILLEGAL (Note 1) | |
| | L | L | L | Н | Х | REFA | ILLEGAL | |
| | L | L | L | L | Op-Code, Mode-Add | MRS | ILLEGAL | |
| | Н | Х | Х | Х | Х | DESL | NOP(idle after t _{RP}) | |
| | L | Н | Н | Н | Х | NOP | NOP(idle after t _{RP}) | |
| | L | Н | Н | L | X | TERM | NOP | |
| | L | Н | L | Х | BA/CA/A10 | READ/WRITE | ILLEGAL (Note 1) | |
| Pre-charging | L | L | Н | Н | BA/RA | ACT | ILLEGAL ^(Note 1) | |
| | L | L | Н | L | BA/A10 | PRE/PREA | NOP(idle after t _{BP}) (Note 3) | |
| | L | L | L | Н | X | REFA | ILLEGAL | |
| | L | L | L | L | Op-Code, Mode-Add | MRS | ILLEGAL | |
| Row Activating | Н | Х | Х | Χ | X | DESL | NOP(Row active after t _{RCD}) | |
| | L | Н | Н | Н | Х | NOP | NOP(Row active after t _{RCD}) | |
| | L | Н | Н | L | Х | TERM | NOP | |
| | L | Н | L | Χ | BA/CA/A10 | READ/WRITE | ILLEGAL (Note 1) | |
| | L | L | Н | Н | BA/RA | ACT | ILLEGAL (Note 1) | |
| | L | L | Н | L | BA/A10 | PRE/PREA | ILLEGAL ^(Note 1) | |
| | L | L | L | Н | Х | REFA | ILLEGAL | |
| | L | L | L | L | Op-Code, Mode-Add | MRS | ILLEGAL | |

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

3. Operative Command Table (Continued)

| Current State | /CS | /R | /C | /W | Addr. | Command | Action | |
|---------------|-----|----|----|----|----------------------|------------|----------------------------------|--|
| | Н | Χ | Χ | Χ | X | DESL | NOP | |
| | L | Н | Ι | Ι | X | NOP | NOP | |
| | L | Н | Τ | L | X | TERM | NOP | |
| | L | Н | L | Η | BA/CA/A10 | READ | ILLEGAL ^(Note 1) | |
| Write | L | Н | L | L | BA/CA/A10 | WRIT/WRITA | New write, Determine AP | |
| Recovering | L | L | Н | Н | BA/RA | ACT | ILLEGAL (Note 1) | |
| | L | L | Н | L | BA/A10 | PRE/PREA | ILLEGAL (Note 1) | |
| | L | L | L | Н | Х | REFA | ILLEGAL | |
| | L | L | L | L | Op-Code, Mode-Add | MRS | ILLEGAL | |
| | Н | Χ | Χ | Χ | Х | DESL | NOP(idle after t _{RP}) | |
| | L | Н | Н | Н | Х | NOP | NOP(idle after t _{RP}) | |
| | L | Н | Ι | L | X | TERM | NOP | |
| Refreshing | L | Н | L | Χ | BA/CA/A10 | READ/WRIT | ILLEGAL | |
| | L | L | Ι | Ι | BA/RA | ACT | ILLEGAL | |
| | L | L | Η | L | BA/A10 | PRE/PREA | NOP(idle after t _{RP}) | |
| | Ĺ | Ĺ | L | Н | X | REFA | ILLEGAL | |
| | L | L | L | L | Op-Code, Mode-Add | MRS | ILLEGAL | |

 $\textbf{Remark} \ H = High \ level, \ L = Low \ level, \ X = High \ or \ Low \ level \ (Don't \ care), \ AP = Auto \ Pre-charge$

Note 1: ILLEGAL to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

Note 2: Must satisfy bus contention, bus turn around, and/or write recovery requirements.

Note 3: NOP to bank precharging or in idle state. May precharge bank indicated by BA.

Note 4: ILLEGAL of any bank is not idle.

4. Command Truth Table for CKE

| Current State | CKE | | /CS | /R | /C | /W | Addr. | Action | |
|-----------------------------------|-----|---|-----|----|----|--------------|---------|--|--|
| Gurrent State | n-1 | n | /03 | /n | /0 | / V V | Addi. | Action | |
| | Н | Χ | Х | Χ | Χ | Χ | Х | INVALID | |
| | L | Η | Н | Χ | Χ | Χ | X | Exist Self-Refresh | |
| | L | Н | L | Н | Н | Н | X | Exist Self-Refresh | |
| Self Refresh | L | Н | L | Н | Н | L | X | ILLEGAL | |
| | L | Н | L | Н | L | Χ | X | ILLEGAL | |
| | L | Н | L | L | Χ | Χ | X | ILLEGAL | |
| | L | L | X | Χ | Χ | Χ | X | NOP(Maintain self refresh) | |
| | Н | Χ | Х | Χ | Χ | Χ | Х | INVALID | |
| Both bank | L | Н | Н | Χ | Χ | Χ | Χ | Exist Power down | |
| precharge | L | Н | L | Н | Н | Н | Χ | Exist Power down | |
| power down | L | Н | L | Н | Н | L | X | ILLEGAL | |
| power down | L | Н | L | Н | L | Χ | Х | ILLEGAL | |
| | L | Н | L | L | Χ | Χ | Χ | ILLEGAL | |
| | L | L | Χ | Χ | Χ | Χ | Χ | NOP(Maintain Power down) | |
| | Н | Н | Х | Χ | Χ | Χ | Χ | Refer to function true table | |
| | Н | L | Н | Х | Х | Х | Χ | Enter power down mode (Note 3) | |
| | Н | L | L | Н | Н | Н | Х | Enter power down mode (Note 3) | |
| | Н | L | L | Н | Н | L | Х | ILLEGAL | |
| All Banks | Н | L | L | Н | L | Χ | X | ILLEGAL | |
| ldle | Н | L | L | L | Н | Н | RA | Row active/Bank active | |
| | Н | L | L | L | L | Н | Χ | Enter self-refresh ^(Note 3) | |
| | Н | L | L | L | L | L | Op-Code | Mode register access | |
| | Н | L | L | L | L | L | Op-Code | Special mode register access | |
| | L | Х | Х | Χ | Χ | Х | Х | Refer to current state | |
| Any State Other than Listed above | Н | Н | Х | Х | Х | Х | Х | Refer to command truth table | |

Remark: H = High level, L = Low level, X = High or Low level (Don't care)

Notes 1: After CKE's low to high transition to exist self refresh mode. And a time of tRC(min) has to be Elapse after CKE's low to high transition to issue a new command.


Notes 2:CKE low to high transition is asynchronous as if restarts internal clock.

Notes 3: Power down and self refresh can be entered only from the idle state of all banks.


Mode Register Definition

Mode Register Set

The mode register stores the data for controlling the various operating modes of DDR SDRAM which contains addressing mode, burst length, /CAS latency, test mode, DLL reset and various vendor's specific opinions. The defaults values of the register is not defined, so the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE and BA0 (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register.) The state of the address pins A0-A12 in the same cycle as /CS, /RAS, /CAS, /WE and BA0 going low is written in the mode register. Two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operating as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0-A2, addressing mode uses A3, /CAS latency (read latency from column address) uses A4-A6. A7 is used for test mode. A8 is used for DDR reset. A7 must be set to low for normal MRS operation.



Address input for Mode Register Set



Burst Type (A3)

| Burst Length | A2 | A1 | A0 | Sequential Addressing | Interleave Addressing |
|--------------|----|----|----|-----------------------|-----------------------|
| 2 | Х | Χ | 0 | 0 1 | 0 1 |
| 2 | Х | Х | 0 | 1 0 | 10 |
| | Χ | 0 | 0 | 0123 | 0123 |
| 4 | Х | 0 | 1 | 1230 | 1032 |
| 4 | Х | 1 | 0 | 2301 | 2301 |
| | Х | 1 | 1 | 3012 | 3210 |
| | 0 | 0 | 0 | 01234567 | 01234567 |
| | 0 | 0 | 1 | 12345670 | 10325476 |
| | 0 | 1 | 0 | 23456701 | 23016745 |
| 8 | 0 | 1 | 1 | 34567012 | 32107654 |
| 0 | 1 | 0 | 0 | 45670123 | 45670123 |
| | 1 | 0 | 1 | 56701234 | 54761032 |
| | 1 | 1 | 0 | 67012345 | 67452301 |
| | 1 | 1 | 1 | 70123456 | 76543210 |

^{*}Page length is a function of I/O organization and column addressing

DLL Enable / Disable


The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disable the DLL for the purpose of debug or evaluation (upon existing Self Refresh Mode, the DLL is enable automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.

Output Drive Strength


The normal drive strength got all outputs is specified to be SSTL-2, Class II. Some vendors might also support a weak drive strength option, intended for lighter load and/or point to point environments.

Extended Mode Register Set (EMRS)

The Extended mode register stores the data enabling or disabling DLL. The value of the extended mode register is not defined, so the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high on BA0 (The DDR SDRAM should be in all bank precharge with CKE already prior to writing into the extended mode register.) The state of address pins A0-A10 and BA1 in the same cycle as /CS, /RAS, /CAS, and /WE going low is written in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. High on BA0 is used for EMRS. All the other address pins except A0 and BA0 must be set to low for proper EMRS operation.



Package Description



^{*} EOREX reserves the right to change products or specification without notice.