

# Low Cost DSP Microcomputers

# ADSP-2104/ADSP-2109

### SUMMARY

16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory

Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/

Single-Cycle Instruction Execution & Multifunction Instructions

On-Chip Program Memory RAM or ROM & Data Memory RAM

Accumulator, and Shifter

Integrated I/O Peripherals: Serial Ports and Timer

### **FEATURES**

20 MIPS, 50 ns Maximum Instruction Rate Separate On-Chip Buses for Program and Data Memory Program Memory Stores Both Instructions and Data (Three-Bus Performance)

Dual Data Address Generators with Modulo and Bit-Reverse Addressing

Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup

Automatic Booting of On-Chip Program Memory from Byte-Wide External Memory (e.g., EPROM )

Double-Buffered Serial Ports with Companding Hardware, Automatic Data Buffering, and Multichannel Operation Three Edge- or Level-Sensitive Interrupts

Low Power IDLE Instruction
PLCC Package

### **GENERAL DESCRIPTION**


The AD SP-2104 and AD SP-2109 processors are single-chipm icrocomputers optimized for digital signal processing (D SP) and other high speed numeric processing applications. The AD SP-2104/AD SP-2109 processors are built upon a common core. Each processor combines the core D SP architecture—computation units, data address generators, and program sequencer—with differentiating features such as on-chipprogram and datamemory RAM (AD SP-2109 contains 4K words of program ROM), a programmable timer, and two serial ports.

Fabricated in a high speed, subm icron, double-layerm etal CM OS process, the ADSP-2104/ADSP-2109 operates at 20 M IPS with a 50 ns instruction cycle time. The ADSP-2104L and ADSP-2109L are 3.3 volt versions which operate at 13.824 M IPS with a 72.3 ns instruction cycle time. Every instruction can execute in a single cycle. Fabrication in CMOS results in low power dissipation.

### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### **FUNCTIONAL BLOCK DIAGRAM**



The AD SP-2100 Fam ily's flexible architecture and comprehensive instruction set support a high degree of parallelism. In one cycle the AD SP-2104/AD SP-2109 can perform all of the following operations:

- Generate the next program address
- Fetch the next instruction
- Perform one or two data moves
- U pdate one or two data address pointers
- Perform a computation
- Receive and transmit data via one or two serial ports

The AD SP-2104 contains 512 words of program RAM , 256 words of data RAM , an interval timer, and two serial ports. The AD SP-2104L is a 3.3 voltpower supply version of the AD SP-2104; it is identical to the AD SP-2104 in all other characteristics.

The ADSP-2109 contains 4K words of program ROM and 256 words of data RAM, an interval timer, and two serial ports.

The AD SP-2109L is a 3.3 voltpower supply version of the AD SP-2109; it is identical to the AD SP-2109 in all other characteristics.

© Analog Devices, Inc., 1996

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

The AD SP-2109 is a m em ory-variant version of the AD SP-2104 and contains factory-program m ed on-chip ROM program m em ory.

The AD SP-2109 elim inates the need for an external boot EPROM in your system, and can also elim inate the need for any external program memory by fitting the entire application program in on-chip ROM. This device provides an excellent option for volume applications where board space and system cost constraints are of critical concern.

### Development Tools

The ADSP-2104/ADSP-2109 processors are supported by a complete set of tools for system development. The ADSP-2100 Family Development Software includes C and assembly language tools that allow programmers to write code for any ADSP-21xx processor. The ANSIC compiler generates ADSP-21xx assembly source code, while the runtime C library provides ANSI-standard and custom DSP library routines. The ADSP-21xx assembler produces object code modules which the linker combines into an executable file. The processor simulators provide an interactive instruction-level simulation with a reconfigurable,

windowed user interface. A PROM splitter utility generates PROM programmer compatible files.

EZ-ICE \* in-circuit.em ulators allow debugging of AD SP-2104 systems by providing a full range of emulation functions such as modification of memory and register values and execution breakpoints. EZ-LAB\* demonstration boards are complete DSP systems that execute EPROM-based programs.

The EZ-K it Lite is a very low cost evaluation/development platform that contains both the hardware and software needed to evaluate the ADSP-21xx architecture.

Additional details and ordering inform ation is available in the <code>ADSP-2100 Family Software & Hardware Development Tools data sheet (ADDS-21xx-TOOLS). This data sheet can be requested from any Analog Devices sales office or distributor.</code>

### **Additional Information**

This data sheet provides a general overview of AD SP-2104/AD SP-2109 processor functionality. For detailed design information on the architecture and instruction set, refer to the ADSP-2100 Family User's Manual, available from Analog Devices.

EZ-IC E and EZ-LAB are registered tradem arks of Analog D evices, Inc.

### **TABLE OF CONTENTS**

DevelopmentTools2
Additional Information2
ARCH ITECTURE OVERVIEW
Serial Ports4
Interrupts
Pin Definitions5
SYSTEM INTERFACE5
Clock Signals
Reset6
Program Memory Interface6
Program Memory Maps7
Data Memory Interface
DataMemoryMap7
BootMemory Interface8
Bus Interface8
Low Power ID LE Instruction8
ADSP—2109 Prototyping9
Ordering Procedure for ADSP-2109 ROMProcessors9
Instruction Set
SPECIFICATIONS (AD SP-2104/AD SP-2109)12
Recommended Operating Conditions
Electrical Characteristics
Supply Current & Power
PowerDissipation Example14
Environm ental Conditions
Capacitive Loading14
TestConditions 15

-2- REV. 0




Figure 1. ADSP-2104/ADSP-2109 Block Diagram

### **ARCHITECTURE OVERVIEW**

Figure 1 shows a block diagram of the AD SP-2104/AD SP-2109 architecture. The processor contains three independent computational units: the ALU, the multiplier/accumulator (MAC), and the shifter. The computational units process 16-bit data directly and have provisions to support multiprecision computations. The ALU performs a standard set of arithmetic and logic operations; division primitives are also supported. The MAC performs single-cyclemultiply, multiply/add, and multiply/subtract operations. The shifter performs logical and arithmetic shifts, normalization, denormalization, and derive exponent operations. The shifter can be used to efficiently in plan ent numeric form at control including multiword floating-point representations.

The internal result (R) bus directly connects the computational units so that the output of any unit m ay be used as the input of any unit on the next cycle.

A powerful program sequencer and two dedicated data address generators ensure efficient use of these computational units. The sequencer supports conditional jumps, subroutine calls, and returns in a single cycle. With internal loop counters and loop stacks, the AD SP-2104/AD SP-2109 executes looped code with zero overhead—no explicit jump instructions are required to maintain the loop. Nested loops are also supported.

Two data address generators (DAGs) provide addresses for simultaneous dual operand fetches (from datamemory and programmemory). Each DAG maintains and updates four address pointers. Whenever the pointer is used to access data (indirect addressing), it is post-modified by the value of one of four modify registers. Allength value may be associated with each pointer to implement automatic modulo addressing for

circular buffers. The circular buffering feature is also used by the serial ports for autom atic data transfers to (and from ) on-chip m em ory.

Efficient data transfer is achieved with the use of five internal buses:

- Program Memory Address (PMA) Bus
- Program Memory Data (PMD) Bus
- Data Memory Address (DMA) Bus
- Data Memory Data (DMD) Bus
- Result (R) Bus

The two address buses (PM A,DMA) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (PMD,DMD) share a single external data bus. The  $\overline{BMS}$ ,  $\overline{DMS}$ , and  $\overline{PMS}$  signals indicate which memory space is using the external buses.

Program memory can store both instructions and data, permitting the AD SP-2104/AD SP-2109 to fetch two operands in a single cycle, one from program memory and one from data memory. The processor can fetch an operand from on-chip program memory and the next instruction in the same cycle.

The mem ory interface supports slow mem ories and mem orymapped peripherals with program mable wait state generation. External devices can gain control of the processor's buses with the use of the bus request/grant signals  $\overline{(BR,\overline{BG})}$ .

One bus grant execution m ode (GOM ode) allows the ADSP-2104/ADSP-2109 to continue running from internal memory. A second execution mode requires the processor to halt while buses are granted.

REV. 0 –3–

The ADSP-2104/ADSP-2109 can respond to several different interrupts. There can be up to three external interrupts, configured as edge- or level-sensitive. Internal interrupts can be generated by the timer and serial ports. There is also a master  $\overline{RESET}$  signal.

Booting circuitry provides for loading on-chip program memory automatically from byte-wide externalmemory. After reset, three wait states are automatically generated. This allows, for example, the ADSP-2104 to use a 150 ns EPROM as external bootmemory. Multiple programs can be selected and loaded from the EPROM with no additional hardware.

The data receive and transmitpins on SPORT1 (SerialPort1) can be alternatively configured as a general-purpose input flag and output flag. You can use these pins for event signalling to and from an external device.

A program m able interval timer can generate periodic interrupts. A 16-bit count register (TCOUNT) is decremented every n cycles, where n-1 is a scaling value stored in an 8-bit register (TSCALE). When the value of the count register reaches zero, an interrupt is generated and the count register is reloaded from a 16-bit period register (TPERIOD).

### **Serial Ports**

The AD SP-2104/AD SP-2109 processor includes two synchronous serial ports ("SPORTs") for serial comm unications and multiprocessor comm unication.

The serial ports provide a complete synchronous serial interface with optional companding in hardware. A wide variety of framed or frameless data transmit and receive modes of operation are available. Each SPORT can generate an internal programmable serial clock or accept an external serial clock.

Each serial port has a 5-pin interface consisting of the following signals:

Signal Name	Function
SCLK	SerialC lock (I/O)
RFS Receive Frame Synchronization (I/O)	
TFS	TransmitFrameSynchronization (I/O)
DR	SerialD ata Receive
DΤ	SerialD ata T ransm it

The serial ports offer the following capabilities:

**Bidirectional**— Each SPORT has a separate, double—buffered transm it and receive function.

Flexible Clocking—Each SPORT can use an external serial clock or generate its own clock internally.

Flexible Framing— The SPORTs have independent framing for the transmit and receive functions; each function can run in a frameless mode or with frame synchronization signals internally generated or externally generated; frame sync signals may be active high or inverted, with either of two pulse widths and timings.

**Different Word Lengths**— Each SPORT supports serial data word lengths from 3 to 16 bits.

**Companding in Hardware**— Each SPORT provides optional A-law and  $\mu$ -law companding according to CCITT recommendation G .711.

**Flexible Interrupt Scheme**— Receive and transm it functions can generate a unique interrupt upon completion of a data word transfer.

**Autobuffering with Single-Cycle Overhead**— Each SPORT can autom atically receive or transm it the contents of an entire circular data buffer with only one overhead cycle per data word; an interrupt is generated after the transfer of the entire buffer is completed.

Multichannel Capability (SPORTOOnly)—SPORTO provides a multichannel interface to selectively receive or transmit a 24-word or 32-word, time-division multiplexed serial bit stream; this feature is especially useful for T1 or CEPT interfaces, or as a network communication scheme for multiple processors.

**Alternate Configuration**—SPORT 1 can be alternatively configured as two external interrupt inputs  $\overline{(RQ0, \overline{IRQ1})}$  and the F lag In and F lag O ut signals (FI, FO).

### Interrupts

The interrupt controller lets the processor respond to interrupts with a minimum of overhead. Up to three external interrupt inputpins,  $\overline{IRQ0}$ ,  $\overline{IRQ1}$ , and  $\overline{IRQ2}$ , are provided.  $\overline{IRQ2}$  is always available as a dedicated pin;  $\overline{IRQ1}$  and  $\overline{IRQ0}$  m ay be alternately configured as part of Serial Port 1. The AD SP-2104/AD SP-2109 also supports internal interrupts from the tiner, and serial ports. The interrupts are internally prioritized and individually maskable (except for  $\overline{RESET}$  which is nonmaskable). The  $\overline{IRQx}$  input pins can be program med for either level- or edge-sensitivity. The interrupt priorities are shown in Table I.

Table I. Interrupt Vector Addresses & Priority

AD SP-2104/AD SP-2109 Interrupt Source	Interrupt Vector Address
RESET Startup	0x0000
ĪRQ2	0x0004 (High Priority)
SPORTOT ransmit	0x0008
SPORT O Receive	0x000C
SPORT1 Transmitor IRQ1	0x0010
SPORT1 Receive or $\overline{\text{IRQ0}}$	0x0014
Tim er	0x0018 (Low Priority)

The AD SP-2104/AD SP-2109 uses a vectored interrupt scheme: when an interrupt is acknowledged, the processor shifts program control to the interrupt vector address corresponding to the interrupt received. Interrupts can be optionally nested so that a higher priority interrupt can preempt the currently executing interrupt service routine. Each interrupt vector location is four instructions in length so that simple service routines can be coded entirely in this space. Longer service routines require an additional JUMP or CALL instruction.

Individual interrupt requests are logically AND ed with the bits in the IMASK register; the highest-priority unmasked interrupt is then selected.

The interrupt control register, ICNTL, allows the external interrupts to be set as either edge- or level-sensitive. Depending on bit 4 in ICNTL, interrupt service routines can either be nested (with higher priority interrupts taking precedence) or be processed sequentially (with only one interrupt service active at a time).

The interrupt force and clear register,  ${\mathbb F}{\mathbb C}$ , is a write-only register that contains a force bit and a clear bit for each interrupt.

When responding to an interrupt, the ASTAT, MSTAT, and IMASK status registers are pushed onto the status stack and the PC counter is loaded with the appropriate vector address. The status stack is seven levels deep to allow interrupt nesting. The stack is automatically popped when a return from the interrupt instruction is executed.

### Pin Definitions

T able II shows pin definitions for the AD SP-2104/AD SP-2109 processors. Any inputs not used must be tied to  $V_{\rm DD}$  .

### SYSTEM INTERFACE

Figure 3 shows a typical system for the AD SP-2104/AD SP-2109, with two serial I/O devices, a boot EPROM, and optional external program and data memory. A total of 14.25K words of data memory and 14.5K words of program memory is addressable.

Program m able wait-state generation allows the processors to easily interface to slow external mem ories.

The AD SP-2104/AD SP-2109 also provides either: one external interrupt  $(\overline{IRQ2})$  and two serial ports (SPORT 0, SPORT 1), or three external interrupts  $(\overline{IRQ2}, \overline{IRQ1}, \overline{IRQ0})$  and one serial port (SPORT 0).

### **Clock Signals**

The AD SP-2104/AD SP-2109's CLK IN input may be driven by a crystalor by a TTL-compatible external clock signal. The CLK IN input may not be halted or changed in frequency during operation, nor operated below the specified low frequency limit.

If an external clock is used, it should be a TTL-com patible signal running at the instruction rate. The signal should be connected to the processor's CLK IN input; in this case, the XTAL input must be left unconnected.

Because the processor includes an on-chip oscillator circuit, an external crystal m ay also be used. The crystal should be connected across the CLKIN and XTAL pins, with two capacitors connected as shown in Figure 2.A parallel-resonant, fundam ental frequency, microprocessor-grade crystal should be used.

Table II. ADSP-2104/ADSP-2109 Pin Definitions

# of Input / Pins Output Function		Function		
14	0	Address outputs for program , data and bootm em ory.		
24	I\O	Data I,O pins for program and datamemories. Input only for		
		bootm em ory, with two MSBs used for bootm em ory addresses.		
		U nused data linesm ay be left floating.		
1	I	Processor Reset Input		
1	I	External Interrupt Request #2		
1	I	External Bus Request Input		
1	0	ExternalBusGrantOutput		
1	0	External Program Memory Select		
1	0	ExternalD ata M em ory Select		
1	0	BootM em ory Select		
1	0	ExternalM em ory Read Enable		
1	0	External Memory Write Enable		
1	I	Memory Map Select Input		
2	I	External Clock or Quartz Crystal Input		
1	0	Processor C lock 0 utput		
		Power Supply Pins		
		G round Pins		
5	I\O	Serial Port O Pins (TFSO, RFSO, DTO, DRO, SCLKO)		
5	I\O	Serial Port 1 Pins (TFS1, RFS1, DT1, DR1, SCLK1)		
1	I	External Interrupt Request #0		
1	I	External Interrupt Request #1		
1	I	Flag Input Pin		
1	0	Flag Output Pin		
	1 1 1 1 1 1 1 1 1 2 1 5 5	1		

NOTES

REV. 0 –5–

<sup>&</sup>lt;sup>1</sup>U nused data bus linesm ay be left floating.

 $<sup>^2\</sup>overline{BR}$  m ust be tied high (to  $\overset{\circ}{V}_{DD}$ ) if not used.




Figure 2. External Crystal Connections

A clock output signal (C LK OUT) is generated by the processor, synchronized to the processor's internal cycles.

### Reset

The  $\overline{RESET}$  signal initiates a complete reset of the processor. The  $\overline{RESET}$  signalm ust be asserted when the chip is powered up to assure proper initialization. If the  $\overline{RESET}$  signal is applied during initial power-up, itm ust be held long enough to allow the processor's internal clock to stabilize. If  $\overline{RESET}$  is activated at any time after power-up and the input clock frequency does not change, the processor's internal clock continues and does not require this stabilization time.

The power-up sequence is defined as the total time required for the crystal oscillator circuit to stabilize after a valid  $V_{\rm DD}$  is applied to the processor and for the internal phase-locked loop (PLL) to lock onto the specific crystal frequency. A minimum of 2000  $t_{\rm CK}$  cycles will ensure that the PLL has locked (this does not, however, include the crystal oscillator start-up time). During this power-up sequence the  $\overline{RESET}$  signal should be held low. On any subsequent resets, the  $\overline{RESET}$  signal must meet the minimum pulse width specification,  $t_{\rm RSP}$ .

To generate the  $\overline{RESET}$  signal, use either an RC circuit with an external Schm idt trigger or a comm ercially available reset IC. (Do not use only an RC circuit.)

The  $\overline{RESET}$  input resets all internal stack pointers to the empty stack condition, masks all internupts, and clears the MSTAT register. When  $\overline{RESET}$  is released, the boot loading sequence is performed (provided there is no pending bus request and the chip is configured for booting, with MMAP = 0). The first instruction is then fetched from internal program memory location 0x0000.

### Program Memory Interface


The on-chip program memory address bus (PMA) and on-chip program memory data bus (PMD) are multiplexed with the on-chip data memory buses (DMA, DMD), creating a single external data bus and a single external address bus. The external data bus is bidirectional and is 24 bits wide to allow instruction fetches from external program memory. Program memory may contain code and data.

The external address bus is 14 bits wide.

The data lines are bidirectional. The program memory select  $(\overline{PMS})$  signal indicates accesses to program memory and can be used as a chip select signal. The write  $(\overline{WR})$  signal indicates a write operation and is used as a write strobe. The read  $(\overline{RD})$  signal indicates a read operation and is used as a read strobe or output enable signal.

The processor writes data from the 16-bit registers to 24-bit program memory using the PX register to provide the lower eight bits. When the processor reads 16-bit data from 24-bit program memory to a 16-bit data register, the lower eight bits are placed in the PX register.

The program mem ory interface can generate 0 to 7 wait states for external mem ory devices; default is to 7 wait states after  $\overline{RESET}$ .



THE TWO MSBs OF THE DATA BUS (D $_{23-22}$ ) ARE USED TO SUPPLY THE TWO MSBs OF THE BOOT MEMORY EPROM ADDRESS. THIS IS ONLY REQUIRED FOR THE 27256 AND 27512.

Figure 3. ADSP-2104/ADSP-2109 System

\_6\_ REV. 0

### Program Memory Maps

Program memory can be mapped in two ways, depending on the state of the M MAP pin. Figure 4 shows the ADSP-2104 program memory maps. Figure 5 shows the program memory maps for the ADSP-2109.




Figure 4. ADSP-2104 Program Memory Maps




Figure 5. ADSP-2109 Program Memory Maps

### ADSP-2104

When MMAP = 0, on-chip program memory RAM occupies 512 words beginning at address 0x0000.0 ff-chip program memory uses the remaining 14K words beginning at address 0x0800. In this configuration—when MMAP = 0-the boot bading sequence (described below in "BootMemory Interface") is automatically initiated when  $\overline{RESET}$  is released.

When MMAP = 1,14K words of off-chip program memory begin at address 0x0000 and on-chip program memory RAM is located in the 512 words between addresses 0x3800-0x39FF. In this configuration, program memory is not booted although it can be written to and read under program control.

### Data Memory Interface

The data memory address bus (DMA) is 14 bits wide. The bidirectional external data bus is 24 bits wide, with the upper 16 bits used for data memory data (DMD) transfers.

The data memory select  $(\overline{DMS})$  signal indicates access to data memory and can be used as a chip select signal. The write  $(\overline{WR})$  signal indicates a write operation and can be used as a write strobe. The read  $(\overline{RD})$  signal indicates a read operation and can be used as a read strobe or output enable signal.

The ADSP-2104/ADSP-2109 processors support memorymapped I/O, with the peripherals memorymapped into the data memory address space and accessed by the processor in the same manner as data memory.

### Data Memory Map ADSP-2104

On-chip datamemory RAM resides in the 256 words beginning at address 0x3800, also shown in Figure 6.D atamemory locations from 0x3900 to the end of datamemory at 0x3FFF are reserved. Control and status registers for the system, timer, wait-state configuration, and serial port operations are located in this region of memory.




Figure 6. Data Memory Map

The remaining 14K of datamemory is located off-chip. This external datamemory is divided into five zones, each associated with its own wait-state generator. This allows slower peripherals to be memory-mapped into datamemory for which wait states are specified. By mapping peripherals into different zones, you can accommodate peripherals with different wait-state requirements. All zones default to seven wait states after  $\overline{RESET}$ .

REV. 0 -7-

### Boot Memory Interface

Bootm emory is an external 16K by 8 space, divided into eight separate 2K by 8 pages. The 8-bit bytes are autom atically packed into 24-bit instruction words by the processor, for loading into on-chip program memory.

Three bits in the processors' System ControlRegister select which page is loaded by the bootmem ory interface. Another bit in the System ControlRegister allows the forcing of a boot loading sequence under software control. Boot loading from Page 0 after  $\overline{RESET}$  is initiated automatically if M MAP = 0.

The bootm em ory interface can generate zero to seven wait states; it defaults to three wait states after  $\overline{RESET}$ . This allows the AD SP-2104 to boot from a single low costEPROM such as a 27C 256. Program mem ory is booted one byte at a time and converted to 24-bit program mem ory words.

The  $\overline{BMS}$  and  $\overline{RD}$  signals are used to select and to strobe the bootm emory interface. Only 8-bit data is read over the data bus, on pins D 8-D 15. To accomm odate up to eight pages of bootm emory, the two MSBs of the data bus are used in the bootm emory interface as the two MSBs of the bootm emory address: D 23, D 22, and A 13 supply the boot page number.

The AD SP-2100 Fam ily Assem bler and Linker allow the creation of programs and data structures requiring multiple boot pages during execution.

The  $\overline{BR}$  signal is recognized during the booting sequence. The bus is granted after loading the current byte is completed.  $\overline{BR}$  during booting may be used to implement booting under control of a host processor.

### **Bus Interface**

The AD SP-2104/AD SP-2109 can relinquish control of their data and address buses to an external device. When the external device requires control of the buses, it asserts the bus request signal  $(\overline{BR})$ . If the processor is not perform ing an external mem ory access, it responds to the active  $\overline{BR}$  input in the next cycle by:

- Three-stating the data and address buses and the  $\overline{PMS}$ ,  $\overline{DMS}$ ,  $\overline{BMS}$ ,  $\overline{RD}$ ,  $\overline{WR}$  output drivers,
- A seerting the bus grant  $(\overline{BG})$  signal,
- and halting program execution.

If the G o m ode is set, however, the AD SP-2104/AD SP-2109 will not halt program execution until it encounters an instruction that requires an external memory access.

If the processor is perform ing an external m em ory access when the external device asserts the  $\overline{BR}$  signal, it will not three-state the m em ory interfaces or assert the  $\overline{BG}$  signal until the cycle after the access completes (up to eight cycles later depending on

the number of wait states). The instruction does not need to be completed when the bus is granted; the processor will grant the bus in between two memory accesses if an instruction requires more than one external memory access.

When the  $\overline{BR}$  signal is released, the processor releases the  $\overline{BG}$  signal, re-enables the output drivers and continues program execution from the point where it stopped.

The bus request feature operates at all times, including when the processor is booting and when  $\overline{RESET}$  is active. If this feature is not used, the  $\overline{BR}$  input should be tied high (to  $V_{DD}$ ).

### Low Power IDLE Instruction

The ID LE instruction places the processor in low power state in which it waits for an interrupt. When an interrupt occurs, it is serviced and execution continues with instruction following ID LE. Typically this next instruction will be a JUMP back to the ID LE instruction. This implements a low-power standby loop.

The  $IDLE\ n$  instruction is a special version of ID LE that slows the processor's internal clock signal to further reduce power consumption. The reduced clock frequency, a program mable fraction of the normal clock rate, is specified by a selectable divisor, n, given in the ID LE instruction. The syntax of the instruction is:

### IDLE n:

where n = 16, 32, 64, or 128.

The instruction leaves the chip in an idle state, operating at the slower rate. While it is in this state, the processor's other internal clock signals, such as SC LK, C LK O U T, and the timer clock, are reduced by the same ratio. U pon receipt of an enabled interrupt, the processor will stay in the ID LE state for up to a maximum of n C LK IN cycles, where n is the divisor specified in the instruction, before resuming normal operation.

When the *IDLE* n instruction is used, it slows the processor's internal clock and thus its response time to incoming internupts—the 1-cycle response time of the standard ID LE state is increased by n, the clock divisor. When an enabled interrupt is received, the ADSP-21xx will remain in the ID LE state for up to a maximum of n C LK IN cycles (where n = 16, 32, 64, or 128) before resuming normal operation.

When the  $IDLE\ n$  instruction is used in systems that have an externally generated serial clock (SCLK), the serial clock rate may be faster than the processor's reduced internal clock rate. Under these conditions, interrupts must not be generated at a faster rate than can be serviced, due to the additional time the processor takes to come out of the IDLE state (a maximum of n CLKIN cycles).

-8- REV. 0

### ADSP-2109 Prototyping

You can prototype your AD SP-2109 system with the AD SP-2104 RAM -based processor. When code is fully developed and debugged, it can be submitted to Analog D evices for conversion into a AD SP-2109 ROM product.

The AD SP-2101 EZ-ICE emulator can be used for development of AD SP-2109 systems. For the 3.3 V AD SP-2109, a voltage converter interface board provides 3.3 V emulation.

Additional overlay m em ory is used for emulation of AD SP-2109 systems. It should be noted that due to the use of off-chip overlay m emory to emulate the AD SP-2109, a performance loss may be experienced when both executing instructions and fetching program memory data from the off-chip overlay memory in the same cycle. This can be overcome by locating program memory data in on-chip memory.

### Ordering Procedure for ADSP-2109 ROM Processor

To place an order for a custom ROM -coded ADSP-2109, you must:

1.C om plete the following forms contained in the ADSP ROM Ordering Package, available from your Analog D evices sales representative:

AD SP-2109 ROM Specification Form

ROM Release Agreem ent

ROM NRE Agreem ent & Minimum Quantity Order (MQO)

Acceptance Agreem ent for Pre-Production ROM Products

- 2.Return the form s to Analog D evices along with two copies of the M em ory Im age File (EXE file) of your ROM code. The files must be supplied on two 3.5" or 5.25" floppy disks for the IBM PC (DOS 2.01 or higher).
- 3.Place a purchase order with Analog D evices for nonrecurring engineering changes (NRE) associated with ROM product development.

A fler this inform ation is received, it is entered into Analog D evices' ROM M anager System which assigns a custom ROM m odel num ber to the product. This m odel num ber will be branded on all prototype and production units m anufactured to these specifications.

To m in in ize the risk of code being altered during this process, A nalog D evices verifies that the EXE files on both floppy disks are identical, and recalculates the checksum's for the EXE file entered into the ROM M anager System. The checksum data, in the form of a ROM M em ory M ap, a hard copy of the EXE file, and a ROM D ata Verification form are returned to you for inspection.

A signed ROM Verification Form and a purchase order for production units are required prior to any product being manufactured. Prototype units may be applied toward the minimum order quantity.

U pon completion of prototype manufacture, Analog Devices will ship prototype units and a delivery schedule update for production units. An invoice against your purchase order for the NRE charges is issued at this time.

There is a charge for each ROM mask generated and a minimum order quantity. Consult your sales representative for details. A separate order must be placed for parts of a specific package type, tem perature range, and speed grade.

REV. 0 –9–

### Instruction Set

The AD SP-2104/AD SP-2109 assembly language uses an algebraic syntax for ease of coding and readability. The sources and destinations of computations and data movements are written explicitly in each assembly statement, eliminating cryptic assembler moments.

Every instruction assembles into a single 24-bit word and executes in a single cycle. The instructions encompass a wide variety of instruction types along with a high degree of

operational parallelism . There are five basic categories of instructions: data move instructions, computational instructions, multifunction instructions, program flow control instructions and miscellaneous instructions. Multifunction instructions perform one or two data moves and a computation.

The instruction set is sum marized below. The ADSP-2100 Family Users Manual contains a complete reference to the instruction set.

### **ALU Instructions**

```
[IF cond] ARIAF
                                                 Add/Add with Carry
                      xop + yop [+ C];
                                                  Subtract X - Y/Subtract X - Y with Borrow
                   = xop - yop [+ C - 1];
                                                  Subtract Y - X/Subtract Y - X with Borrow
                   = yop - xop [+ C - 1];
                   = xop AND yop;
                                                  OR
                   = xop O R yop;
                                                  XOR
                     xop XOR yop;
                                                  Pass, Clear
                      PASS xop;
                      - xop ;
                                                 Negate
                                                 NÕT
                   = NOT xop;
                   = ABS xop;
                                                 Absolute Value
                   = yop +1;
                                                  Increment
                   = yop -1;
                                                  Decrement
                                                 Divide
                   = D IVS yop, xop;
                   = D IVQ xop;
```

### **MAC Instructions**

### Shifter Instructions

```
      [IF cond]
      SR = [SR OR] ASH IFT xop;
      Arithmetic Shift

      [IF cond]
      SR = [SR OR] LSH IFT xop;
      Logical Shift

      SR = [SR OR] ASH IFT xop BY <exp>;
      Arithmetic Shift Immediate

      SR = [SR OR] LSH IFT xop BY <exp>;
      Logical Shift Immediate

      Logical Shift Immediate
      Logical Shift Immediate

      Derive Exponent
      Block Exponent Adjust

      [IF cond]
      SR = [SR OR] NORM xop;
```

### Data Move Instructions

```
Register-to-Register Move
req = req;
                                                         Load Register Immediate
reg = <data>;
                                                         Data Memory Read (Direct Address)
req = DM (< addr>);
dreq = DM (Ix, My);
                                                         Data Memory Read (Indirect Address)
                                                         Program Memory Read (Indirect Address)
dreg = PM (Ix, My);
                                                         Data Memory Write (Direct Address)
DM (\langle addr \rangle) = req;
                                                         Data Memory Write (Indirect Address)
DM (Ix, My) = dreg;
                                                         Program Memory Write (Indirect Address)
PM (Ix, My) = dreg;
```

### Multifunction Instructions

-10- REV. 0

### **Program Flow Instructions**

```
DO <addr> [UNTIL tem];
                                                            Do Until Loop
[IF cond] JUMP (Ix);
                                                             Jump
[IF cond] JJM P < addr>;
                                                             Call Subroutine
[IF cond] CALL (Ix);
[IF cond] CALL <addr>;
IF [NOT] FLAG IN
                        JUMP < addr>;
                                                            Jump/Call on Flag In Pin
IF [NOT] FLAG IN
                        CALL <addr>;
[IF cond] SET | RESET | TOGGLE FLAG OUT [, ...];
                                                             Modify Flag Out Pin
                                                             Return from Subroutine
[\mathbb{F} \text{ cond}] \text{ RTS};
                                                             Return from Interrupt Service Routine
[IF cond] RTI;
ID LE [(n)];
```

### Miscellaneous Instructions

```
NOP;
MOD FY (IX, My);
MOD FY (IX, My);
MOD FY (IX, My);
Modify Address Register
Stack Control
Mode Control
```

### **Notation Conventions**

```
Τv
                   Index registers for indirect addressing
Му
                   M odify registers for indirect addressing
<data>
                  Im m ediate data value
                  Im m ediate address value
<addi>>
                   Exponent (shift value) in shift im mediate instructions (8-bit signed number)
<exp>
< A T.II >
                  Any ALU instruction (except divide)
<M AC>
                A ny m u ltiply-accum u late instruction
<SH IFT>
                  Any shift instruction (except shift im m ediate)
cond
                  C ondition code for conditional instruction
                   Term ination code for DOUNTL bop
                   Data register (of ALU, MAC, or Shifter)
drea
                   Any register (including dregs)
                   A sem icolon term inates the instruction
                   Com mas separate multiple operations of a single instruction
                   Optional part of instruction
                   Optional multiple operations of an instruction
option1 | option2 List of options; choose one.
```

### Assembly Code Example

The following example is a code fragment that performs the filter tap update for an adaptive filter based on a least-mean-squared algorithm. Notice that the computations in the instructions are written like algebraic equations.

REV. 0 –11–

# ADSP-2104/ADSP-2109—SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS

		K Gra	ide	
Parameter		Min	Max	Unit
V <sub>DD</sub>	Supply Voltage	4.50	5 .50 + 70	V °C
${ m T}_{ m AM~B}$	Am bient Operating Temperature	0	+70	

See "Environm entalC onditions" for inform ation on them alspecifications.

## ELECTRICAL CHARACTERISTICS

Parameter		Test Conditions	Min	Max	Unit	
V <sub>IH</sub>	H i-Level Input Voltage <sup>3, 5</sup>	$V_{DD} = m ax$	2.0		V	
$V_{\mathrm{IH}}$	Hi-LevelCLKIN Voltage	$V_{DD} = max$	2.2		V	
$V_{\mathrm{IL}}$	Lo-LevelInputVoltage <sup>1,3</sup>	$V_{DD} = m in$		8.0	V	
$V_{OH}$	Hi-LevelOutputVoltage <sup>2,3,7</sup>	$V_{\rm DD} = m  \text{in}, I_{\rm OH} = -0.5  \text{m}  \text{A}$	2.4		V	
		$V_{\mathrm{DD}} = \mathrm{min}$ , $I_{\mathrm{OH}} = -100~\mu\mathrm{A}^8$	V <sub>DD</sub> - 0.3	3	V	
$V_{OL}$	$Lo-Level0$ utput $Voltage^{2,3,7}$	$V_{DD} = m in, I_{OL} = 2 m A$		0.4	V	
$I_{\mathbb{I}\!H}$	Hi-LevelInputCurrent <sup>1</sup>	$V_{DD} = m ax, V_{DD} = V_{DD} m ax$		10	μΑ	
$I_{IL}$	Lo-LevelInputCurrent <sup>1</sup>	$V_{DD} = m ax, V_{IN} = 0 V$		10	μA	
$I_{O  Z  H}$	Three-State Leakage Current <sup>4</sup>	$V_{\mathrm{DD}} = \mathrm{max}, V_{\mathrm{IN}} = V_{\mathrm{DD}} \mathrm{max}^{6}$		10	μA	
I <sub>OZL</sub>	Three-State Leakage Current <sup>4</sup>	$V_{DD} = m ax, V_{IN} = 0 V^{6}$		10	μA	
$C_{I}$	Input P in C apacitance <sup>1,8,9</sup>	$V_{\rm IN}=2.5{\rm V}$ , $f_{\rm IN}=1.0{\rm M}$ Hz, $T_{\rm AMB}=25^{\circ}{\rm C}$		8	pF	
C o	Output Pin Capacitance <sup>4,8,9,10</sup>	0 $V_{IN} = 2.5 V$ , $f_{IN} = 1.0 M$ Hz, $T_{AMB} = 25$ °C		8	рF	

#### NOTES

Specifications subject to change without notice.

### **ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage
Input Voltage
Output Voltage Swing0.3 V to V <sub>DD</sub> + 0.3 V
Operating Tem perature Range (Ambient)55°C to +125°C
Storage Tem perature Range65°C to +125°C
Lead Tem perature (10 sec) PGA+300°C
Lead Tem perature (5 sec) PLCC, PQFP, TQFP +280°C

<sup>\*</sup>Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as  $4000\,\mathrm{V}$  readily accum ulate on the hum an body and test equipm ent and can discharge without detection. A lithough the ADSP-2104/ADSP-2109 processor features proprietary ESD protection circuitry to dissipate high energy electrostatic discharges (H um an BodyM odel), perm anent dam agem ay occur to devices subjected to such discharges. Therefore, proper ESD precautions are recommended to avoid perform ance degradation or loss of functionality. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before the devices are removed. Per method 3015 of M IL-STD-883, the ADSP-2104/ADSP-2109 processor has been classified as C lass 1 device.



<sup>&</sup>lt;sup>1</sup>Input-only pins: C LK IN, RESET, IRQ2, BR, M M AP, D R1, D R0.

Outputpins: BG, PMS, DMS, BMS, RD, WR, AO-A13, CLKOUT, DT1, DT0.

<sup>&</sup>lt;sup>3</sup>B idirectional pins: D 0-D 23, SC LK 1, RFS1, TFS1, SC LK 0, RFS0, TFS0.

 $<sup>^4</sup>$ T hree-state pins: A 0-A 13, D 0-D 23,  $\overline{PMS}$ ,  $\overline{DMS}$ ,  $\overline{BMS}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , D T 1, SC LK 1, RSF 1, TFS 1, D T 0, SC LK 0, RFS 0, TFS 0.

<sup>&</sup>lt;sup>5</sup>Input-only pins:  $\overline{RESET}$ ,  $\overline{IRQ2}$ ,  $\overline{BR}$ , M M AP, DR1, DR0.

 $<sup>^60~\</sup>text{V}$  on  $\overline{BR}$  , C LK IN Active (to force three-state condition).

<sup>&</sup>lt;sup>7</sup>A lthough specified for TTL outputs, all ADSP-2104/ADSP-2109 outputs are CMOS-compatible and will drive to VDD and GND, assuming no dc loads.

<sup>&</sup>lt;sup>3</sup>G uaranteed but not tested.

 $<sup>^{9}\</sup>text{Applies}$  to PGA, PLCC, PQFP package types.

 $<sup>^{10}\</sup>mbox{O}\,\mbox{utput}\,\mbox{pin}$  capacitance is the capacitive bad for any three-stated output  $\mbox{pin}\,.$ 

# SPECIFICATIONS (ADSP-2104/ADSP-2109)

### SUPPLY CURRENT & POWER

Parameter		Test Conditions		Max	Unit	
$I_{D D}$	Supply Current (Dynamic) <sup>1</sup>	0 $V_{DD} = m ax, t_{CK} = 50 ns^2$ 0 $V_{DD} = m ax, t_{CK} = 72.3 ns^2$		31 24	m A m A	
$I_{\!D\;D}$	Supply Current (Idle) <sup>1,3</sup>	@ $V_{DD} = m \text{ ax, } t_{CK} = 50 \text{ ns}$ @ $V_{DD} = m \text{ ax, } t_{CK} = 72.3 \text{ ns}$		11 10	m A m A	

NOTES

For typical supply current (internal power dissipation) figures, see Figure 7.




Figure 7. ADSP-2104/ADSP-2109 Power (Typical) vs. Frequency

REV. 0 -13-

 $<sup>^{1}\</sup>mathrm{C}$  urrent reflects device operating with no output loads.

 $<sup>^{3}</sup>V_{TN} = 0.4 V \text{ and } 2.4 V.$ 

 $<sup>^3</sup>$  Idle refers to ADSP-2104/ADSP-2109 state of operation during execution of IDLE instruction. Deasserted pins are driven to either V  $_{
m DD}$  or GND.

 $<sup>^1</sup>$  POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS.  $^2$  IDLE REFERS TO ADSP-2104/ADSP-2109 OPERATION DURING EXECUTION OF IDLE INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER  $V_{DD}$  OR GND.  $^3$  MAXIMUM POWER DISSIPATION AT  $V_{DD}=5.5 V$  DURING EXECUTION OF  $IDLE\ n$  INSTRUCTION.

## SPECIFICATIONS (ADSP-2104/ADSP-2109)

### POWER DISSIPATION EXAMPLE

To determ ine total power dissipation in a specific application, the following equation should be applied for each output:

$$C \times V_{DD}^2 \times f$$

C = load capacitance, f = output sw itching frequency.

### Example:

In an AD SP-2104 application where external data m em ory is used and no other outputs are active, power dissipation is calculated as follows:

### Assumptions:

- External data memory is accessed every cycle with 50% of the address pins switching.
- External data m em ory w rites occur every other cycle w ith 50% of the data p.ins sw itching.
- Each address and data pin has a 10 pF total load at the pin.
- The application operates at  $V_{DD} = 5.0 \text{ V}$  and  $t_{CK} = 50 \text{ ns}$ .

Total Power Dissipation = 
$$P_{INT} + (C \times V_{DD}^2 \times f)$$

 $P_{INT}$  = internal power dissipation (from Figure 7).

 $(C \times V_{DD}^2 \times f)$  is calculated for each output:

Output	# of Pins	× C	× V <sub>DD</sub> <sup>2</sup>	×f
Address, DMS	8	× 10 pF	$\times$ 5 <sup>2</sup> V	$\times$ 20 M H z = 40.0 m W
D ata, $\overline{\mathbf{W}}\overline{\mathbf{R}}$				$\times$ 10 M H z = 22.5 m W
RD		× 10 pF		$\times 10 \mathrm{M}\mathrm{Hz} = 2.5 \mathrm{m}\mathrm{W}$
CLKOUT	1	× 10 pF	$\times$ 5 <sup>2</sup> V	$\times$ 20 M H z = 5.0 m W

70.0 m W

Total power dissipation for this example =  $P_{INT}$  + 70.0 m W .

### **ENVIRONMENTAL CONDITIONS**

Ambient Temperature Rating:

$$_{\mathrm{T}_{\mathrm{AM}\;\mathrm{B}}}=_{\mathrm{T}_{\mathrm{C}\mathrm{ASE}}}-$$
 (PD  $imes heta_{\mathrm{C}\,\mathrm{A}}$ )

 $T_{CASE} = C$  ase T em perature in  $^{\circ}C$ 

PD = PowerD issipation in W

 $\theta_{\text{CA}}$  = ThermalResistance (Case-to-Ambient)

 $\theta_{JA}$  = ThermalResistance (Junction-to-Ambient)

 $\theta_{\text{JC}}$  = ThermalResistance (Junction-to-Case)

# Package θ<sub>JA</sub> θ<sub>JC</sub> θ<sub>CA</sub> PLC C 27°C M 16°C M 11°C M

### CAPACITIVE LOADING

Figures 8 and 9 show capacitive loading characteristics.




Figure 8. Typical Output Rise Time vs. Load Capacitance, C. (at Maximum Ambient Operating Temperature)




Figure 9. Typical Output Valid Delay or Hold vs. Load Capacitance,  $C_1$  (at Maximum Ambient Operating Temperature)

## SPECIFICATIONS (ADSP-2104/ADSP-2109)

### **TEST CONDITIONS**

Figure 10 shows voltage reference levels for acm easurements.




Figure 10. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

### Output Disable Time

O utput pins are considered to be disabled when they have stopped driving and started a transition from the measured output high or low voltage to a high impedance state. The output disable time ( $t_{\text{D} \text{ IS}}$ ) is the difference of  $t_{\text{M} \text{ EASURED}}$  and  $t_{\text{D} \text{ ECAY}}$ , as shown in Figure 11. The time  $t_{\text{M} \text{ EASURED}}$  is the interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 V from the measured output high or low voltage.

The decay time,  $t_{\text{DECAY}}$ , is dependent on the capacitative load,  $C_{\text{L}}$ , and the current load,  $i_{\text{L}}$ , on the output pin. It can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \times 0.5 \, V}{i_L}$$

from which

$$t_{DIS} = t_{MEASURED} - t_{DECAY}$$

is calculated. If multiple pins (such as the data bus) are disabled, the measurement value is that of the last pin to stop driving.

### **Output Enable Time**

O utput pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. The output enable time  $(t_{\text{ENA}})$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in Figure 11. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.




Figure 11. Output Enable/Disable




Figure 12. Equivalent Device Loading for AC Measurements (Except Output Enable/Disable)

REV. 0 –15–

# ADSP-2104L/ADSP-2109L-SPECIFICATIONS

## RECOMMENDED OPERATING CONDITIONS

		K Gr	K Grade		
Paramete	er	Min	Max	Unit	
V <sub>DD</sub>	Supply Voltage	3.00	3.60	V	
$T_{AM\ B}$	Am bient Operating Temperature	0	+70	°C	

See "Environm entalC and itions" for inform ation on therm alspecifications.

## **ELECTRICAL CHARACTERISTICS**

Parameter		Test Conditions	Min	Max	Unit	
V <sub>IH</sub>	H i-Level Input V oltage <sup>1, 3</sup>	$eV_{DD} = max$	2.0		V	
$V_{\mathrm{IL}}$	Lo-LevelInputVoltage <sup>1,3</sup>			0.4	V	
$V_{OH}$	Hi-LevelOutputVoltage <sup>2,3,6</sup>	$V_{\rm DD} = {\rm m in}$ , $I_{\rm OH} = -0.5  {\rm m A}^6$	2.4		V	
Vol	Lo-Level0utputVoltage <sup>2,3,6</sup>	$V_{\rm DD} = {\rm m.in}$ , $I_{\rm OL} = 2 {\rm m.A}^6$		0.4	V	
$\mathrm{I}_{\mathbb{H}}$	Hi-Level Input Current <sup>1</sup>	$V_{\mathrm{DD}} = \mathrm{max}, V_{\mathrm{IN}} = V_{\mathrm{DD}} \mathrm{max}$		10	μA	
$I_{I\!I\!L}$	Lo-LevelInputCurrent <sup>1</sup>			10	μΑ	
$I_{O  Z  H}$	Three-State Leakage Current <sup>4</sup>			10	μΑ	
I <sub>OZL</sub>	Three−State Leakage Current⁴			10	μΑ	
$C_{\text{I}}$	Input P in C apacitance <sup>1,7,8</sup>	$V_{\rm IN} = 2.5  \rm V$ , $f_{\rm IN} = 1.0  \rm M  H  z$ , $T_{\rm AM  B} = 25  \rm ^{\circ} C$		8	рF	
C <sub>O</sub>	Output P in Capacitance $^{4,7,8,9}$	0 V $_{\text{IN}}$ = 2.5 V , $f_{\text{IN}}$ = 1.0 M H z, T $_{\text{AM B}}$ = 25°C		8	pF	

NOTES

Specifications subject to change without notice.

## **ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage $-0.3$ V to $+4.5$ V
Input Voltage $-0.3 \text{ V}$ to $V_{\text{DD}} + 0.3 \text{ V}$
Output Voltage Sw ing
Operating Tem perature Range (Am bient) $40^{\circ}$ C to $+85^{\circ}$ C
Storage T em perature R ange $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Lead Tem perature (5 sec) PLCC+280°C

\*Stresses greater than those listed above may cause permanent damage to the  $\ \, \text{device.T hese are stress ratings on } \underline{\textbf{ly}}, \text{and functional operation of the device at these}$ or any other conditions greater than those indicated in the operational sections of this specification is not im plied. Exposure to absolute maximum rating conditions for extended periods m ay affect device reliability.

> REV. 0 -16-

<sup>&</sup>lt;sup>1</sup>Input-only pins: CLKIN, RESET, IRQ2, BR, MMAP, DR1, DR0.
<sup>2</sup>Output pins: BG, PMS, DMS, BMS, RD, WR, A0–A13, CLKOUT, DT1, DT0.

<sup>&</sup>lt;sup>3</sup> Bidirectional pins: D0–D23, SCLK1, RFS1, TFS1, SCLK0, RFS0, TFS0.

<sup>&</sup>lt;sup>4</sup>Three-stateable pins: A0-A13, D0-D23, PMS, DMS, BMS, RD, WR, DT1, SCLK1, RSF1, TFS1, DT0, SCLK0, RFS0, TFS0.

<sup>&</sup>lt;sup>5</sup> 0 V on BR, CLKIN Active (to force three-state condition).

<sup>&</sup>lt;sup>6</sup> All outputs are CMOS and will drive to V<sub>DD</sub> and GND with no dc loads.

<sup>&</sup>lt;sup>7</sup>Guaranteed but not tested.

<sup>&</sup>lt;sup>8</sup> Applies to PLCC package type.


<sup>&</sup>lt;sup>9</sup>Output pin capacitance is the capacitive load for any three-stated output pin.


# SPECIFICATIONS (ADSP-2104L/ADSP-2109L) SUPPLY CURRENT & POWER (ADSP-2104L/ADSP-2109L)


Parameter		Test Conditions	Min	Max	Unit
$I_{D D}$ $I_{D D}$	Supply Current (Dynamic) $^1$ Supply Current (Idle) $^{1,3}$	0 $V_{DD} = m ax, t_{CK} = 72.3 ns^2$ 0 $V_{DD} = m ax, t_{CK} = 72.3 ns$		14 4	m A m A

NOTES

For typical supply current (internal power dissipation) figures, see Figure 13.







- 1 POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS.
- $^2$  IDLE REFERS TO ADSP-2104L/ADSP-2109L OPERATION DURING EXECUTION OF IDLE INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER  $V_{\rm DD}$  OR GND.
- $^3$  MAXIMUM POWER DISSIPATION AT  $V_{DD}$  = 3.6V DURING EXECUTION OF \emph{IDLE n} INSTRUCTION.

Figure 13. ADSP-2104L/ADSP-2109L Power (Typical) vs. Frequency

REV. 0 –17–

 $<sup>^{1}\</sup>mathrm{C}$  urrent reflects device operating with no output bads.

 $<sup>^{3}</sup>V_{IN} = 0.4 V \text{ and } 2.4 V.$ 

<sup>3</sup> Idle refers to ADSP-2104L ADSP-2109L state of operation during execution of IDLE instruction. Deasserted pins are driven to either V DD or GND.

## SPECIFICATIONS (ADSP-2104L/ADSP-2109L)

### POWER DISSIPATION EXAMPLE

To determ ine total power dissipation in a specific application, the following equation should be applied for each output:

$$C \times V_{DD}^2 \times f$$

C = load capacitance, f = output sw itching frequency.

### Example:

In an AD SP-2104L application where external data memory is used and no other outputs are active, power dissipation is calculated as follows:

### Assumptions:

- External data m em ory is accessed every cycle with 50% of the address pins switching.
- External data m em ory w rites occur every other cycle w ith 50% of the data pins sw itching.
- Each address and data pin has a 10 pF total bad at the pin.
- $\bullet$  T he application operates at V  $_{D\,D}$  = 3.3 V and  $t_{e\,\text{K}}$  = 100 ns.

Total Power Dissipation = 
$$P_{INT} + (C \times V_{DD}^2 \times f)$$

 $P_{INT}$  = internal power dissipation (from Figure 13).

 $(C \times V_{DD}^2 \times f)$  is calculated for each output:

Output	# of Pins	× C	× V <sub>DD</sub> <sup>2</sup>	× f
Address, $\overline{\mathrm{DMS}}$	8	× 10 pF	× 3.3 <sup>2</sup> V	× 10 M H z = 8.71 m W
D ata, $\overline{\mathbf{W}}\overline{\mathbf{R}}$	9	× 10 pF	$\times 3.3^{2} V$	$\times$ 5 M H z = 4.90 m W
$\overline{\mathrm{RD}}$	1	× 10 pF	$\times 3.3^{2} V$	$\times$ 5 M H z = 0.55 m W
CLKOUT	1	× 10 pF	$\times 3.3^2 \text{ V}$	$\times$ 10 M H z = 1.09 m W

15.25 m W

Total power dissipation for this example =  $P_{NT} + 15.25 \text{ m W}$ .

### **ENVIRONMENTAL CONDITIONS**

Am bient Tem perature Rating:

$$T_{AMB} = T_{CASE} - (PD \times \theta_{CA})$$

 $T_{CASE} = C$  ase T em perature in  $^{\circ}C$ 

PD = PowerD issipation in W

 $\theta_{\text{CA}}$  = ThermalResistance (Case-to-Ambient)

 $\theta_{JA}$  = ThermalResistance (Junction-to-Ambient)

 $\theta_{\text{JC}}$  = ThermalResistance (Junction-to-Case)

Package	θ_Д	θυс	θ <sub>CA</sub>
PLCC	27°C ₩	16°C ∕W	11°C ₩

### CAPACITIVE LOADING

Figures 14 and 15 show capacitive loading characteristics.




Figure 14. Typical Output Rise Time vs. Load Capacitance, C<sub>L</sub> (at Maximum Ambient Operating Temperature)




Figure 15. Typical Output Valid Delay or Hold vs. Load Capacitance, C<sub>i</sub> (at Maximum Ambient Operating Temperature)

# SPECIFICATIONS (ADSP-2104L/ADSP-2109L)

### **TEST CONDITIONS**

Figure 16 shows voltage reference levels for acm easurements.




Figure 16. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

### Output Disable Time

O utput pins are considered to be disabled when they have stopped driving and started a transition from them easured output high or low voltage to a high impedance state. The output disable time ( $t_{\text{D} \text{ IS}}$ ) is the difference of  $t_{\text{M} \text{ EASURED}}$  and  $t_{\text{D} \text{ ECAY}}$ , as shown in Figure 17. The time  $t_{\text{M} \text{ EASURED}}$  is the interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 V from the measured output high or low voltage.

The decay time,  $t_{\text{DECAY}}$ , is dependent on the capacitative load,  $C_{\text{L}}$ , and the current load,  $i_{\text{L}}$ , on the output pin. It can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \times 0.5 \, V}{i_L}$$

from which

$$t_{DIS} = t_{MEASURED} - t_{DECAY}$$

is calculated. If m ultiple pins (such as the data bus) are disabled, the m easurem ent value is that of the last pin to stop driving.

### **Output Enable Time**

O utput pins are considered to be enabled when they have made a transition from a high-im pedance state to when they start driving. The output enable time  $(t_{\mathbb{E}\,N\,A})$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in Figure 17. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.




Figure 17. Output Enable/Disable




Figure 18. Equivalent Device Loading for AC Measurements (Except Output Enable/Disable)

# TIMING PARAMETERS (ADSP-2104/ADSP-2109)

### **GENERAL NOTES**

U se the exact tim ing inform ation given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

### **TIMING NOTES**

Switching characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circum stance. You can also use

sw itching characteristics to ensure that any tim ing requirem ent of a device connected to the processor (such as m em ory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. T in ing requirem ents guarantee that the processor operates correctly with other devices.

### MEMORY REQUIREMENTS

The table below shows commonmemory device specifications and the corresponding AD SP-2104/AD SP-2109 timing parameters, for your convenience.

Memory	AD SP-2104/AD SP-2109	Timing
Device	Timing	Parameter
Specification	Parameter	Definition
Address Setup to Write Start Address Setup to Write End Address Hold Time Data Setup Time Data Hold Time OE to Data Valid Address Access Time	t <sub>ASW</sub> t <sub>AW</sub> t <sub>WRA</sub> t <sub>DW</sub> t <sub>DH</sub> t <sub>RDD</sub>	A0–A13, DMS, PMS Setup before WR Low A0–A13, DMS, PMS Setup before WR Deasserted A0–A13, DMS, PMS Hold after WR Deasserted Data Setup before WR High Data Hold after WR High RD Low to Data Valid A0–A13, DMS, PMS, BMS to Data Valid

-20- REV. 0

# TIMING PARAMETERS (ADSP-2104/ADSP-2109)

### **CLOCK SIGNALS & RESET**

		20	MHz	Frequer Depende	-	
Param	eter	Min	Max	Min	Max	Unit
Timing	Requirement:					
$t_{\rm c\scriptscriptstyle K}$	CLK IN Period	50	150			ns
$t_{e_{KL}}$	CLK IN Width Low	20		20		ns
$t_{\scriptscriptstyle{C\mathrm{K}\mathrm{H}}}$	CLK IN Width High	20		20		ns
$t_{RSP}$	RESET Width Low	250		5t <sub>e K</sub> ¹		ns
Switchii	ng Characteristic:					
$t_{\scriptscriptstyle{CPL}}$	CLKOUT Width Low	15		0.5t <sub>€K</sub> - 10		ns
$t_{\rm CPH}$	CLKOUT Width High	15		0 .5t <sub>cK</sub> - 10 0 .5t <sub>cK</sub> - 10		ns
$t_{e{\scriptscriptstyle K}o{\scriptscriptstyle H}}$	CLK IN High to CLKOUT High	0	20			ns

### NOTE

<sup>&</sup>lt;sup>1</sup>Applies after powerup sequence is complete. Internal phase lock loop requires no more than 2000 C L K IN cycles, assuming stable C L K IN (not including crystal oscillator startup time).




Figure 19. Clock Signals

REV. 0 –21–

## TIMING PARAMETERS (ADSP-2104/ADSP-2109)

### INTERRUPTS & FLAGS

		20 M H z		Frequency Dependency		
Param	eter	Min	Max	Min	Max	Unit
Timing	ı Requirement:					
$t_{\rm IFS}$	IRQx <sup>1</sup> or FI Setup before	27.5		0.25t <sub>cK</sub> + 15		ns
	CLKOUT Low <sup>2,3</sup>					
$t_{\rm IF H}$	$\overline{ m IRQx}^{\scriptscriptstyle 1}$ or FIH old after CLKOUT	12.5		0.25t <sub>€ K</sub>		ns
	High <sup>2,3</sup>					
Switchi	ing Characteristic:					
$t_{\mathrm{FOH}}$	FO Hold after CLKOUT High	0		0		ns
$t_{\mathrm{FOD}}$	FO Delay from CLKOUT High		15			ns

 $<sup>^3</sup>$ E dge-sensitive interrupts require pulse widths greater than 10 ns. Level-sensitive interrupts must be held low until serviced.




Figure 20. Interrupts & Flags

NOTES  $^{1}\overline{IRQx}$ = $\overline{IRQ0}$ ,  $\overline{IRQ1}$ , and  $\overline{IRQ2}$ .  $^{2}\overline{IRQx}$  and FI inputs meet  $t_{IFS}$  and  $t_{IFH}$  setup/hold requirements, they will be recognized during the current clock cycle; otherwise they will be recognized during the following cycle. (Refer to the "Interrupt Controller" section in Chapter 3, Program Control, of the ADSP-2100 Family Usar's Manual for further information on interrupt servicing.)

## TIMING PARAMETERS (ADSP-2104/ADSP-2109)

### **BUS REQUEST/GRANT**

		20 [	ИНz	Frequenc Depende		
Parar	neter	Min	Max	Min	Max	Unit
Timing	n Requirement:					
$t_{ m BH}$	BR Hold after CLKOUT High <sup>1</sup>	17.5		$0.25t_{CK} + 5$		ns
$t_{BS}$	BR Setup before CLKOUT Low <sup>1</sup>	32.5		$0.25t_{CK} + 20$		ns
Switch	ing Characteristic:			-		
$t_{\mathrm{SD}}$	CLKOUT High to $\overline{\rm DMS}$ ,		32.5		$0.25t_{CK} + 20$	ns
	PMS, BMS, RD, WR Disable					
$t_{\rm SDB}$	$\overline{\mathrm{DMS}}$ , $\overline{\mathrm{PMS}}$ , $\overline{\mathrm{BMS}}$ , $\overline{\mathrm{RD}}$ , $\overline{\mathrm{WR}}$	0		0		ns
	Disable to BG Low					
$t_{SE}$	$\overline{\mathrm{BG}}$ High to $\overline{\mathrm{DMS}}$ , $\overline{\mathrm{PMS}}$ ,	0		0		ns
	BMS, RD, WR Enable					
$t_{SEC}$	$\overline{\mathrm{DMS}}$ , $\overline{\mathrm{PMS}}$ , $\overline{\mathrm{BMS}}$ , $\overline{\mathrm{RD}}$ , $\overline{\mathrm{WR}}$	2.5		$0.25t_{ m CK} - 10$		ns
	Enable to CLKOUT High					




Figure 21. Bus Request/Grant

REV. 0 -23-

NOTES  $^{1}$ If  $\overline{BR}$  meets the  $t_{BS}$  and  $t_{BH}$  setup/hold requirements, it will be recognized in the current processor cycle; otherwise it is recognized in the following cycle.  $\overline{BR}$  requires a pulse width greater than 10 ns.

Note:  $\overline{BG}$  is asserted in the cycle after  $\overline{BR}$  is recognized. No external synchronization circuit is needed when  $\overline{BR}$  is generated as an asynchronous signal.

# TIMING PARAMETERS (ADSP-2104/ADSP-2109)

### **MEMORY READ**

		20 M H	20 M H z		
Parameter		Min	Max	Unit	
Timing	Requirement:				
$t_{ m RDD}$	RD Low to Data Valid		12	ns	
$t_{AA}$	A0–A13, $\overline{\text{PMS}}$ , $\overline{\text{DMS}}$ , $\overline{\text{BMS}}$ to Data Valid		19.5	ns	
$t_{ m RDH}$	Data Hold from $\overline{\mathrm{RD}}$ High	0			
Switchir	ng Characteristic:				
$t_{RP}$	RD Pulse Width	17		ns	
$t_{CRD}$	CLKOUT High to RD Low	7.5	22.5	ns	
$t_{ASR}$	A0–A13, PMS, DMS, BMS Setup before	2.5		ns	
	RD Low				
$t_{RDA}$	A0–A13, $\overline{\text{PMS}}$ , $\overline{\text{DMS}}$ , $\overline{\text{BMS}}$ Hold after $\overline{\text{RD}}$	3.5		ns	
	Deasserted				
$t_{RWR}$	$\overline{\mathrm{RD}}$ High to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ Low	20		ns	

	Frequency Dependency (CLKIN ≤ 20 M Hz)		
Parameter	Min	Max	Unit
Timing Requirement:			
t <sub>RDD</sub> RD Low to Data Valid		$0.5t_{CK} - 13 + w$	ns
$t_{AA}$ A0–A13, $\overline{PMS}$ , $\overline{DMS}$ , $\overline{BMS}$ to Data Valid		$0.75t_{CK} - 18 + w$	ns
$t_{RDH}$ Data Hold from $\overline{RD}$ High	0		
Switching Characteristic:			
$t_{RP}$ RD Pulse Width	$0.5t_{CK} - 8 + w$		ns
t <sub>CRD</sub> CLKOUT High to $\overline{\text{RD}}$ Low	$0.25t_{\rm CK} - 5$	$0.25t_{CK} + 10$	ns
$t_{ASR}$ A0–A13, $\overline{PMS}$ , $\overline{DMS}$ , $\overline{BMS}$ Setup before			
RD Low	$0.25t_{ m CK} - 10$		ns
$t_{RDA}$ A0-A13, $\overline{PMS}$ , $\overline{DMS}$ , $\overline{BMS}$ Hold after $\overline{RD}$			
Deasserted	$0.25t_{ m CK} - 9$		ns
$t_{RWR}$ $\overline{RD}$ High to $\overline{RD}$ or $\overline{WR}$ Low	$0.5t_{CK} - 5$		ns

NOTE

 $w = w \text{ ait states} \times t_{C.K.}$ 




Figure 22. Memory Read

-24- REV. 0

# TIMING PARAMETERS (ADSP-2104/ADSP-2109)

### **MEMORY WRITE**

		20	MHz	
Param	eter	Min	Max	Unit
Switch	ing Characteristic:			
$t_{\mathrm{DW}}$	Data Setup before WR High	12		ns
$t_{ m DH}$	Data Hold after WR High	2.5		ns
$t_{\mathrm{WP}}$	WR Pulse Width	17		ns
$t_{\mathrm{WDE}}$	WR Low to Data Enabled	0		ns
$t_{ASW}$	A0–A13, DMS, PMS Setup before	2.5		ns
	WR Low			
$t_{\mathrm{DDR}}$	Data Disable before $\overline{WR}$ or $\overline{RD}$ Low	2.5		ns
$t_{CWR}$	CLKOUT High to $\overline{ m WR}$ Low	7.5	22.5	ns
$t_{AW}$	A0–A13, $\overline{\rm DMS}$ , $\overline{\rm PMS}$ , Setup before $\overline{\rm WR}$	15.5		ns
	Deasserted			
$t_{WRA}$	A0–A13, $\overline{\rm DMS}$ , $\overline{\rm PMS}$ Hold after $\overline{\rm WR}$	3.5		ns
	Deasserted			
$t_{\mathrm{WWR}}$	$\overline{\mathrm{WR}}$ High to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ Low	20		ns

	Frequency D (CLKIN <			
Parameter	Min	Max	Unit	
Switching Characteristic:				
$t_{DW}$ Data Setup before $\overline{WR}$ High	$0.5t_{CK} - 13 + v$	v	ns	
$t_{DH}$ Data Hold after $\overline{WR}$ High	$0.25t_{CK} - 10$		ns	
$t_{WP}$ WR Pulse Width	$0.5t_{CK} - 8 + w$		ns	
t <sub>WDE</sub> WR Low to Data Enabled	0			
$t_{ASW}$ A0–A13, $\overline{DMS}$ , $\overline{PMS}$ Setup before $\overline{WR}$ Low	$0.25t_{CK} - 10$		ns	
$t_{DDR}$ Data Disable before $\overline{WR}$ or $\overline{RD}$ Low	$0.25t_{CK} - 10$		ns	
$t_{CWR}$ CLKOUT High to $\overline{WR}$ Low	$0.25t_{CK} - 5$	$0.25t_{CK} + 10$	ns	
$t_{AW}$ A0–A13, $\overline{DMS}$ , $\overline{PMS}$ , Setup before $\overline{WR}$				
Deasserted	$0.75t_{CK} - 22 +$	w	ns	
$t_{WRA}$ A0–A13, $\overline{DMS}$ , $\overline{PMS}$ Hold after $\overline{WR}$				
Deasserted	$0.25t_{\rm CK} - 9$		ns	
$t_{WWR}$ $\overline{WR}$ High to $\overline{RD}$ or $\overline{WR}$ Low	$0.5t_{\rm CK} - 5$		ns	




Figure 23. Memory Write

# TIMING PARAMETERS (ADSP-2104/ADSP-2109)

### SERIAL PORTS

		13.824	MHz*	Freque Depend		
Parar	neter	Min	Max	Min	Max	Unit
Timin	g Requirement:					
t <sub>sc K</sub>	SCLK Period	72.3				ns
t <sub>sc s</sub>	DR/TFS/RFS Setup before SCLK Low	8				ns
t <sub>sc H</sub>	DR/TFS/RFSHold afterSCLK Low	10				ns
SC P	SCLK $_{ m IN}$ Width	28				ns
Switd	ning Characteristic:					
_ -€ C	CLKOUT High to SCLK <sub>OUT</sub>	18.1	33.1	0.25t <sub>c K</sub>	0.25t <sub>€K</sub> + 15	ns
SCDE	SCLK High to DT Enable	0				ns
SC D V	SCLK High to DT Valid		20			ns
-RH	TFS#RFS <sub>our</sub> Hold afterSCLK High					ns
- RD	TFSARFS <sub>our</sub> Delay from SCLK High		20			ns
SCDH	DT Hold after SCLK High					ns
TDE	TFS (Alt) to DT Enable					ns
TDV	TFS (Alt) to DT Valid		18			ns
SCDD	SCLK High to DT Disable		25			ns
RD V	RFS (Multichannel, Frame Delay Zero)		20			ns
	to D T Valid					

 $<sup>^{\</sup>star}\text{M}$  axim um serial portoperating frequency is 13.824 M H z.




Figure 24. Serial Ports

-26- REV. 0

# TIMING PARAMETERS (ADSP-2104L/ADSP-2109L) GENERAL NOTES

U se the exact timing inform ation given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

### **TIMING NOTES**

Switching characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circum stance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. T in ing requirements guarantee that the processor operates correctly with other devices.

### **MEMORY REQUIREMENTS**

The table below shows commonmemory device specifications and the corresponding ADSP-2104L  $\triangle$ ADSP-2109L timing parameters, for your convenience.

Memory Specification	AD SP-2104L/AD SP-2109L Timing Parameter	Timing Parameter Definition
Address Setup to Write Start Address Setup to Write End Address Hold Time Data Setup Time Data Hold Time OE to Data Valid Address Access Time	$t_{ m ASW}$ $t_{ m AW}$ $t_{ m WRA}$ $t_{ m DW}$ $t_{ m DH}$ $t_{ m RDD}$ $t_{ m AA}$	A0-A13, DMS, PMS Setup before WR Low A0-A13, DMS, PMS Setup before WR Deasserted A0-A13, DMS, PMS Hold after WR Deasserted Data Setup before WR High Data Hold after WR High RD Low to Data Valid A0-A13, DMS, PMS, BMS to Data Valid

REV. 0 –27–

# TIMING PARAMETERS (ADSP-2104L/ADSP-2109L)

**CLOCK SIGNALS & RESET** 

Param	eter	13.824 Min	MHz Max	Freque Depend Min	•	Unit
Timing	Requirement:					
$t_{CK}$	CLKIN Period	72.3	150			ns
$t_{CKL}$	CLKIN Width Low	20		20		ns
$t_{CKH}$	CLKIN Width High	20		20		ns
$t_{RSP}$	RESET Width Low	361.5		5t <sub>CK</sub> <sup>1</sup>		ns
Switchii	ng Characteristic:					
$t_{\mathrm{CPL}}$	CLKOUT Width Low	26.2		0.5t <sub>CK</sub> -	10	ns
$t_{\mathrm{CPH}}$	CLKOUT Width High	26.2		0.5t <sub>CK</sub> - 0.5t <sub>CK</sub> -	10	ns
$t_{CKOH}$	CLKIN High to CLKOUT High	0	20			ns

### NOTE

<sup>&</sup>lt;sup>1</sup>Applies after powerup sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal oscillator startup time).




Figure 25. Clock Signals

–28– REV. 0

## TIMING PARAMETERS (ADSP-2104L/ADSP-2109L)

### **INTERRUPTS & FLAGS**

Parameter	13.824 Min	MHz Max	Frequen Depende Min	•	Unit
Timing Requirement:					
$t_{IFS}$ $\overline{IRQx}^1$ or FI Setup before CLKOUT Low <sup>2, 3</sup>	33.1		$0.25t_{CK} + 15$		ns
$\overline{IRQx}^1$ or FI Hold after CLKOUT High <sup>2, 3</sup>	18.1		$0.25t_{CK} + 15$ $0.25t_{CK}$		ns
Switching Characteristic:					
t <sub>FOH</sub> FO Hold after CLKOUT High	0				ns
t <sub>FOD</sub> FO Delay from CLKOUT High		15			ns

### NOTES

<sup>&</sup>lt;sup>3</sup>Edge-sensitive interrupts require pulse widths greater than 10 ns. Level-sensitive interrupts must be held low until serviced.




Figure 26. Interrupts & Flags

REV. 0 -29-

NOTES  $1 \overline{IRQx} = \overline{IRQ0}$ ,  $\overline{IRQ1}$ , and  $\overline{IRQ2}$ .  $2 \overline{IRQx}$  and  $\overline{IRQ2}$  and  $\overline{IRQx}$  are the "Interrupt Controller" section in Chapter 3, Program Control, of the ADSP-2100 Family User's Manual for further information on interrupt servicing.)

## TIMING PARAMETERS (ADSP-2104L/ADSP-2109L)

**BUS REQUEST/GRANT** 

Parameter	13.824 M M in M	Hz lax	Frequenc Dependen Min	•	Unit
Timing Requirement:					
t <sub>BH</sub> BR Hold after CLKOUT High <sup>1</sup>	23.1		$0.25t_{CK} + 5$		ns
t <sub>BS</sub> BR Setup before CLKOUT Low <sup>1</sup>	38.1		$0.25t_{CK} + 20$		ns
Switching Characteristic:			-		
$t_{SD}$ CLKOUT High to $\overline{DMS}$ , $\overline{PMS}$ , $\overline{BMS}$ , $\overline{RD}$ , $\overline{WR}$ Disable	3:	8.1		$0.25t_{CK} + 20$	ns
$t_{SDB}$ $\overline{DMS}$ , $\overline{PMS}$ , $\overline{BMS}$ , $\overline{RD}$ , $\overline{WR}$ Disable to $\overline{BG}$ Low	0		0		ns
$t_{SE}$ $\overline{BG}$ High to $\overline{DMS}$ , $\overline{PMS}$ , $\overline{BMS}$ , $\overline{RD}$ , $\overline{WR}$ Enable	0		0		ns
$t_{SEC}$ $\overline{DMS}$ , $\overline{PMS}$ , $\overline{BMS}$ , $\overline{RD}$ , $\overline{WR}$ Enable to CLKOUT High	8.1		$0.25t_{CK} - 10$		ns

#### NOTES

Note:  $\overline{BG}$  is asserted in the cycle after  $\overline{BR}$  is recognized. No external synchronization circuit is needed when  $\overline{BR}$  is generated as an asynchronous signal.




Figure 27. Bus Request/Grant

-30- REV. 0

 $<sup>^{1}</sup>$ If  $\overline{BR}$  meets the  $t_{BS}$  and  $t_{BH}$  setup/hold requirements, it will be recognized in the current processor cycle; otherwise it is recognized in the following cycle.  $\overline{BR}$  requires a pulse width greater than 10 ns.

# TIMING PARAMETERS (ADSP-2104L/ADSP-2109L)

### **MEMORY READ**

Parameter	13.824 M in	4 M H z M ax	Frequency Dependend Min		Unit
		- III GX		m ux	-
Timing Requirement:  trd RDD RD Low to Data Valid		23.2		0.5+ 12.1 ***	
AO A10 DITO DITO DI HILLI				$0.5t_{CK} - 13 + w$	ns
$t_{AA}$ A0–A13, $\overline{PMS}$ , $\overline{DMS}$ , $\overline{BMS}$ to Data Valid		36.2		$0.75t_{CK} - 18 + w$	ns
t <sub>RDH</sub> Data Hold from RD High	0		0		ns
Switching Characteristic:					
$t_{RP}$ RD Pulse Width	28.2		$0.5t_{CK} - 8 + w$		ns
$t_{CRD}$ CLKOUT High to $\overline{RD}$ Low	13.1	28.1	$0.25t_{\rm CK} - 5$	$0.25t_{CK} + 10$	ns
$t_{ASR}$ A0–A13, $\overline{PMS}$ , $\overline{DMS}$ , $\overline{BMS}$ Setup before $\overline{RD}$ Low	8.1		$0.25t_{\rm CK} - 10$		ns
$t_{RDA}$ A0-A13, $\overline{PMS}$ , $\overline{DMS}$ , $\overline{BMS}$ Hold after $\overline{RD}$ Deasserted	9.1		$0.25t_{\rm CK} - 9$		ns
$t_{RWR}$ $\overline{RD}$ High to $\overline{RD}$ or $\overline{WR}$ Low	31.2		0.5t <sub>CK</sub> – 5		ns

 $w = w \text{ alt states} \times t_{C.K.}$ 




Figure 28. Memory Read

REV. 0 –31–

# TIMING PARAMETERS (ADSP-2104L/ADSP-2109L)

### MEMORY WRITE

Parameter		13.824 M H z M in M ax		Frequency Dependency Min Max		Unit
Switchi	ing Characteristic:					
$t_{\mathrm{DW}}$	Data Setup before WR High	23.2		$0.5t_{\rm CK} - 13$	+ w	ns
t <sub>DH</sub>	Data Hold after WR High	8.1		$0.25t_{CK} - 10$	0	ns
$t_{\mathrm{WP}}$	WR Pulse Width	28.2		0.5t <sub>CK</sub> – 8 +	⊦ w	ns
$t_{ m WDE}$	WR Low to Data Enabled	0				
$t_{ASW}$	A0–A13, $\overline{\rm DMS}$ , $\overline{\rm PMS}$ Setup before $\overline{\rm WR}$ Low	8.1		$0.25t_{\rm CK} - 10$	)	ns
$t_{\mathrm{DDR}}$	Data Disable before $\overline{ m WR}$ or $\overline{ m RD}$ Low	8.1		$0.25t_{CK} - 10$	0	ns
$t_{CWR}$	CLKOUT High to $\overline{ m WR}$ Low	13.1	28.1	$0.25t_{CK} - 5$	$0.25t_{CK} + 10$	ns
$t_{AW}$	A0–A13, $\overline{\rm DMS}$ , $\overline{\rm PMS}$ , Setup before $\overline{\rm WR}$ Deasserted	32.2		$0.75t_{\rm CK} - 22$	2 + w	ns
$t_{WRA}$	A0–A13, $\overline{\rm DMS}$ , $\overline{\rm PMS}$ Hold After $\overline{\rm WR}$ Deasserted	9.1		$0.25t_{CK} - 9$		ns
$t_{\mathrm{WWR}}$	$\overline{ m WR}$ High to $\overline{ m RD}$ or $\overline{ m WR}$ Low	31.2		$0.5t_{CK} - 5$		ns

 $w = w \text{ ait states} \times t_{C.K.}$ 




Figure 29. Memory Write

-32- REV. 0

# TIMING PARAMETERS (ADSP-2104L/ADSP-2109L)

### SERIAL PORTS

		13.824	1 M H z	Freque D epend		
Param	Parameter		Max	Min	Max	Unit
Timing	n Requirement:					
t <sub>sc K</sub>	SCLK Period	72.3				ns
t <sub>scs</sub>	DR/TFS/RFS Setup before SCLK Low	8				ns
$t_{\rm sc H}$	DR/TFS/RFSHold after SCLK Low	10				ns
t <sub>sc P</sub>	SCLK <sub>in</sub> Width	28				ns
Switch	ing Characteristic:					
t <sub>∈ c</sub>	$\texttt{CLKOUT}$ High to $\texttt{SCLK}_{\texttt{out}}$	18.1	33.1	0.25t <sub>c K</sub>	0.25t <sub>€K</sub> + 15	ns
t <sub>scde</sub>	SCLK High to DT Enable	0				ns
t <sub>sc d v</sub>	SCLK High to DT Valid		20			ns
$t_{\!\scriptscriptstyle RH}$	TFS/RFS <sub>out</sub> Hold after SCLK High	0				ns
$t_{RD}$	TFS/RFS <sub>out</sub> Delay from SCLK High		20			ns
t <sub>scdh</sub>	DT Hold after SCLK High	0				ns
$t_{{\scriptscriptstyle T}{\scriptscriptstyle D}{\scriptscriptstyle E}}$	TFS (alt) to DT Enable	0				ns
$t_{{\scriptscriptstyle T}{\scriptscriptstyle D}{\scriptscriptstyle V}}$	TFS (alt) to DT Valid		18			ns
t <sub>sc d d</sub>	SCLK High to DT Disable		25			ns
$t_{RDV}$	RFS (Multichannel, FrameDelay Zero) toDT Valid		20			ns





Figure 30. Serial Ports

REV. 0 –33–

# PIN CONFIGURATIONS 68-Lead PLCC




PLCC Number	Pin Name
1	D 11
2	GND
2 3	D 12
4	D 13
5	D 14
6	D 15
7	D 16
8	D 17
9	D 18
10	GND
11	D 19
12	D 20
13	D 21
14	D 22
15	D 23
16	$V_{DD}$
17	M M AP

PLCC Number	Pin Name
18	BR
19	IRQ2
20	RESET
21	A 0
22	A1
23	A 2
24	A 3
25	A 4
26	V <sub>DD</sub>
27	A 5
28	A 6
29	GND
30	A7
31	A 8
32	A 9
33	A10
34	A11

PLCC Number	Pin Name
35	A12
36	A13
37	PMS
38	$\overline{\mathrm{DMS}}$
39	BMS
40	$\overline{\mathrm{BG}}$
41	XTAL
42	CLK IN
43	CLKOUT
44	$\overline{\mathrm{WR}}$
45	$\overline{ ext{RD}}$
46	DT0
47	TFS0
48	RFS0
49	GND
50	DR0
51	SCLK0

PLCC Number	Pin Name
52	FO <i>(DT1)</i>
53	$\overline{IRQ1}$ (TFS1)
54	IRQ0 (RFS1)
55	FI (DR1)
56	SC LK 1
57	V <sub>DD</sub>
58	D 0
59	D 1
60	D 2
61	D 3
62	D 4
63	D 5
64	D 6
65	D 7
66	D 8
67	D 9
68	D 10

# OUTLINE DIMENSIONS ADSP-2104/ADSP-2109 68-Lead Plastic Leaded Chip Carrier (PLCC)



	INCHES			MILLIMETERS		
SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX
Α	0.169	0.172	0.175	4.29	4.37	4.45
A <sub>1</sub>		0.104			2.64	
b	0.017	0.018	0.019	0.43	0.46	0.48
b <sub>1</sub>	0.027	0.028	0.029	0.69	0.71	0.74
D	0.985	0.990	0.995	25.02	25.15	25.27
D <sub>1</sub>	0.950	0.952	0.954	24.13	24.18	24.23
D <sub>2</sub>	0.895	0.910	0.925	22.73	23.11	23.50
е		0.050			1.27	
۵			0.004			0.10

REV. 0 -35-

### **ORDERING GUIDE**

Part Number*	Ambient Temperature Range	Instruction Rate	Package Description	Package Option
AD SP-2104K P-80	$0^{\circ}$ C to $+70^{\circ}$ C $0^{\circ}$ C to $+70^{\circ}$ C	20.0 M H z	68-Lead PLCC	P-68A
AD SP-2109K P-80		20.0 M H z	68-Lead PLCC	P-68A
AD SP-2104LK P-55	$0^{\circ}$ C to $+70^{\circ}$ C $0^{\circ}$ C to $+70^{\circ}$ C	13.824 M H z	68-Lead PLC C	P-68A
AD SP-2109LK P-55		13.824 M H z	68-Lead PLC C	P-68A

<sup>\*</sup>K = C om m ercialT em perature Range (0°C to +70°C). P = PLCC (Plastic Leaded C hip C arrier).