

# 14 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs


#### **Features**

- One input to 14 output Buffer/Driver
- Supports up to three SDRAM DIMMs
- Two additional outputs for feedback
- Serial interface for output control
- Low skew outputs
- Up to 133MHz operation
- Multiple V<sub>DD</sub> and V<sub>SS</sub> pins for noise reduction
- Dedicated OE pin for testing
- Low EMI outputs
- 28 Pin SOIC (300-mil) package
- 3.3V operation

# **Functional Description**

The ASM2I2314ANZ is a 3.3V buffer designed to distribute high-speed clocks in desktop PC applications. The part has 14 outputs, 12 of which can be used to drive up to three SDRAM DIMMs, and the remaining can be used for external feedback to a PLL. The device operates at 3.3V and outputs can run up to 133MHz, thus making it Pentium®\* compatible with Ш processors. ASM2I2314ANZ can be used in conjunction with the clock synthesizer for a complete Pentium II motherboard solution. The ASM2I2314ANZ also includes a serial interface which can enable or disable each output clock. On power-up, all output clocks are enabled. A separate Output Enable pin facilitates testing on ATE.

<sup>\*</sup>Pentium is a registered trademark of Intel Corporation.






rev 0.4

# **Pin Configuration**

# 28- Pin SOIC Package -- Top View



# **Pin Description**

| Pins   | Name               | Туре | Description  |
|--|--------------------|------|--|
| 1, 5, 24, 28                                       | $V_{DD}$           | Р    | 3.3V Digital voltage supply  |
| 4, 8, 21, 25                                       | V <sub>SS</sub>    | P    | Ground   |
| 13   | V <sub>DDIIC</sub> | Р    | 3.3V Serial Interface Voltage supply   |
| 16   | V <sub>SSIIC</sub> | Р    | Ground for serial interface  |
| 9  | BUF_IN             | I    | Input clock .5V Tolerant   |
| 20   | OE                 | I    | Output Enable, three-states outputs when LOW. Internal pull-up to $ V_{DD} $ |
| 14   | SDATA              | I/O  | Serial data input, internal pull-up to V <sub>DD.</sub> 5V Tolerant          |
| 15   | SCLK               | I    | Serial clock input, internal pull-up to V <sub>DD.</sub> 5V Tolerant         |
| 2, 3, 6, 7, 10, 11, 18, 19, 22, 23, 26, 27, 12, 17 | SDRAM [0-13]       | 0    | SDRAM Clock Outputs  |

# **Device Functionality**

| OE | SDRAM [0-13] |
|----|--------------|
| 0  | High-Z       |
| 1  | 1 x BUF_IN   |



### **Serial Configuration Map**

• The Serial bits will be read by the clock driver in the following order:

Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0

Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0

Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0

- Reserved bits should be programmed to "0" or "1".
- Serial interface address for the ASM2I2314ANZ is:

| A6 | A5 | A4 | А3 | A2 | <b>A</b> 1 | A0 | R/W |
|----|----|----|----|----|------------|----|-----|
| 1  | 1  | 0  | 1  | 0  | 0          | 1  |     |

# Byte 0:SDRAM Active/Inactive Register (1 = Enable, 0 = Disable), Default = Enable

| Bit   | Pin# | Description              |
|-------|------|--------------------------|
| Bit 7 | 11   | SDRAM5 (Active/Inactive) |
| Bit 6 | 10   | SDRAM4 (Active/Inactive) |
| Bit 5 |      | Reserved                 |
| Bit 4 |      | Reserved                 |
| Bit 3 | 7    | SDRAM3 (Active/Inactive) |
| Bit 2 | 6    | SDRAM2 (Active/Inactive) |
| Bit 1 | 3    | SDRAM1 (Active/Inactive) |
| Bit 0 | 2    | SDRAM0 (Active/Inactive) |

# Byte 1: SDRAM Active/Inactive Register (1 = Enable, 0 = Disable), Default = Enable

| Bit   | Pin# | Description               |
|-------|------|---------------------------|
| Bit 7 | 27   | SDRAM11 (Active/Inactive) |
| Bit 6 | 26   | SDRAM10 (Active/Inactive) |
| Bit 5 | 23   | SDRAM9 (Active/Inactive)  |
| Bit 4 | 22   | SDRAM8 (Active/Inactive)  |
| Bit 3 |      | Reserved                  |
| Bit 2 |      | Reserved                  |
| Bit 1 | 19   | SDRAM7 (Active/Inactive)  |
| Bit 0 | 18   | SDRAM6 (Active/Inactive)  |

# Byte 2: SDRAM Active/Inactive Register (1 = Enable, 0 = Disable), Default = Enable

| Bit   | Pin# | Description               |
|-------|------|---------------------------|
| Bit 7 | 17   | SDRAM13 (Active/Inactive) |
| Bit 6 | 12   | SDRAM12 (Active/Inactive) |
| Bit 5 |      | Reserved                  |
| Bit 4 |      | Reserved                  |
| Bit 3 |      | Reserved                  |
| Bit 2 |      | Reserved                  |
| Bit 1 |      | Reserved                  |
| Bit 0 |      | Reserved                  |

Note 1: When the value of bit in these bytes is high, the output is enabled. When the value of the bit is low, the output is forced to low state. The default value of all the bits is high after chip is powered up.

#### **IIC Byte Flow**

| Byte | Description                       |  |  |
|------|-----------------------------------|--|--|
|      | IIC Address                       |  |  |
| 2    | Command (dummy value, ignored)    |  |  |
| 3    | Byte Count (dummy value, ignored) |  |  |
| 4    | IIC Data Byte 0                   |  |  |
| 5    | IIC Data Byte 1                   |  |  |
| 6    | IIC Data Byte 2                   |  |  |



rev 0.4

# **Absolute Maximum Ratings**

| Symbol  | Parameter                          | Rating                   | Unit |  |  |  |
|---|------------------------------------|--------------------------|------|--|--|--|
| $V_{DD}$  | Supply Voltage to Ground Potential | -0.5 to +7.0             | V    |  |  |  |
| $V_{IN}$  | DC Input Voltage (Except BUF_IN)   | $-0.5$ to $V_{DD} + 0.5$ | V    |  |  |  |
| $V_{BUFIN}$   | DC Input Voltage (BUF_IN)          | -0.5 to +7.0             | V    |  |  |  |
| T <sub>STG</sub>  | Storage Temperature                | -65 to +150              | °C   |  |  |  |
| $T_J$   | Junction Temperature               | 150                      | °C   |  |  |  |
| $T_DV$  | Static Discharge Voltage           | 2                        | KV   |  |  |  |
| ı DV  | (As per JEDEC STD 22- A114-B)      | 2                        | ICV  |  |  |  |
| Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability. |                                    |                          |      |  |  |  |

# **Operating Conditions**<sup>1</sup>

| Parameter       | Description   | Min   | Max   | Unit |
|-----------------|---|-------|-------|------|
| $V_{DD}$        | Supply Voltage  | 3.135 | 3.465 | V    |
| T <sub>A</sub>  | Operating Temperature (Ambient Temperature)   | 0     | 70    | °C   |
| $C_L$           | Load Capacitance  |       | 30    | pF   |
| $C_{IN}$        | Input Capacitance   | -     | 7     | pF   |
| t <sub>PU</sub> | Power-up time for all V <sub>DD</sub> 's to reach minimum specified voltage (power ramps must be monotonic) | 0.05  | 50    | mS   |

Note: 1. Electrical parameters are guaranteed under the operating conditions specified.



### **Electrical Characteristics**

(Test condition: All parameters values are valid within the Operating range, unless otherwise stated)

| Parameter          | Description                        | Test Conditions  | Min | Тур | Max | Unit |
|--------------------|------------------------------------|--|-----|-----|-----|------|
| V <sub>IL</sub>    | Input LOW Voltage                  | Except serial interface pins   | -   |     | 0.8 | V    |
| V <sub>ILIIC</sub> | Input LOW Voltage                  | For serial interface pins only   | -   |     | 0.7 | V    |
| V <sub>IH</sub>    | Input HIGH Voltage                 |  | 2.0 |     | -   | V    |
| V <sub>OL</sub>    | Output LOW Voltage <sup>1</sup>    | I <sub>OL</sub> = 25 mA  | -   |     | 0.4 | V    |
| V <sub>OH</sub>    | Output HIGH Voltage <sup>1</sup>   | I <sub>OH</sub> = -36 mA   | 2.4 |     | -   | V    |
| I <sub>CC</sub>    | Quiescent Supply<br>Current        | $V_{DD}$ = 3.465V, $V_i$ = $V_{DD}$ or GND, $I_O$ =0   |     | 50  | 100 | μA   |
| l <sub>OZ</sub>    | High Impedance<br>Output Current   | $V_{DD}$ = 3.465V, $V_i$ = $V_{DD}$ or GND   |     |     | ±10 | PμA  |
| l <sub>OFF</sub>   | Off-State Current (for SCL ,SDATA) | $V_{DD}$ = 0V, $V_i$ = 0V or 5.5V  | 4   |     | 50  | μA   |
| $\Delta I_{CC}$    | Change in Supply<br>Current        | $V_{DD}$ = 3.135V to 3.465V<br>One Input at $V_{DD}$ -0.6, All other Inputs at $V_{DD}$ or GND |     |     | 500 | μA   |
| l <sub>i</sub>     | Input Leakage                      | V <sub>DD</sub> = 3.465V or GND<br>(Applicable to all Input Pins)                              | -5  |     | +5  | μA   |
| I <sub>DD</sub>    | Supply Current <sup>1</sup>        | Unloaded outputs, 133 MHz  |     |     | 266 | mA   |
| I <sub>DD</sub>    | Supply Current <sup>1</sup>        | Loaded outputs, 30pF, 133 MHz  |     |     | 360 | mA   |
| I <sub>DD</sub>    | Supply Current <sup>1</sup>        | Unloaded outputs, 100 MHz  | -   |     | 200 | mA   |
| I <sub>DD</sub>    | Supply Current <sup>1</sup>        | Loaded outputs, 30pF ,100 MHz  | -   |     | 290 | mA   |
| I <sub>DD</sub>    | Supply Current <sup>1</sup>        | Unloaded outputs, 66.67 MHz  | -   |     | 150 | mA   |
| I <sub>DD</sub>    | Supply Current <sup>1</sup>        | Loaded outputs, 30pF ,66.67 MHz  | -   |     | 185 | mA   |
| I <sub>DDS</sub>   | Supply Current                     | BUF_IN= $V_{DD}$ or $V_{SS}$ All other inputs at $V_{DD}$                                      | -   |     | 500 | μA   |

Note: 1. Parameter is guaranteed by design and characterization. Not 100% tested in production.



# Switching Characteristics<sup>1</sup>

| Parameter                           | Name   | Test Conditions                | Min  | Тур  | Max  | Unit |
|-------------------------------------|--|--------------------------------|------|------|------|------|
| F <sub>in</sub>                     | Maximum Operating Frequency                    |                                | -    | -    | 133  | MHz  |
| t <sub>D</sub>                      | Duty cycle <sup>2,3</sup> = $t_2 \div t_1$     | Measured at 1.5V               | 45.0 | 50.0 | 55.0 | %    |
| t <sub>3</sub>                      | Rising Edge Rate <sup>3</sup>                  | Measured between 0.4V and 2.4V | 1    | 2    | 4    | V/nS |
| t <sub>4</sub>                      | Falling Edge Rate <sup>3</sup>                 | Measured between 2.4V and 0.4V | 1    | 2    | 4    | V/nS |
| t <sub>5</sub>                      | Output to Output Skew <sup>3</sup>             | All outputs equally loaded     |      | 150  | 225  | pS   |
| t <sub>6</sub>                      | SDRAM Buffer LH Prop. Delay <sup>3</sup>       | Input edge greater than 1 V/nS | 1    | 2.7  | 3.5  | nS   |
| t <sub>7</sub>                      | SDRAM Buffer HL Prop. Delay <sup>3</sup>       | Input edge greater than 1 V/nS | 1    | 2.7  | 3.5  | nS   |
| t <sub>PLZ</sub> , t <sub>PHZ</sub> | SDRAM Buffer Enable Delay <sup>3</sup>         | Input edge greater than 1 V/nS | 1    | 3    | 5    | nS   |
| t <sub>PZL</sub> , t <sub>PZH</sub> | SDRAM Buffer Disable Delay <sup>3</sup>        | Input edge greater than 1 V/nS | 1    | 3    | 5    | nS   |
| 4                                   | Rise Time for SDATA                            | C <sub>L</sub> = 10pF          | 6    |      |      | 2    |
| t <sub>r</sub>                      | (Refer Test Circuit for IIC) Refer figure no.3 | C <sub>L</sub> = 400pF         |      | No.  | 250  | nS   |
| 4                                   | Fall Time for SDATA                            | C <sub>L</sub> = 10pF          | 20   |      |      | 20   |
| t <sub>f</sub>                      | (Refer Test Circuit for IIC) Refer figure no.3 | C <sub>L</sub> = 400pF         |      |      | 250  | nS   |

Note: 1. All parameters specified with loaded outputs.

- 2. Duty cycle of input clock is 50%. Rising and falling edge rate is greater than 1V/nS
- 3. Parameter is guaranteed by design and characterization. Not 100% tested in production.

# **Test Circuit for SDRAM Enable and Disable Times**




Figure 1. Load circuit for Switching times



### **SDRAM Enable and Disable Times**

 $V_M = 1.5V$ 

 $V_X = V_{OL} + 0.3V$   $V_Y = V_{OH} - 0.3V$   $V_{OH}$  and  $V_{OL}$  are the typical Output Voltage drop that occur with the output load




Figure 2. 3-State Enable and Disable times

# Test Circuit for IIC Rise and Fall Times





Figure 3. Test Circuit for IIC




# **Switching Waveforms**


# **Duty Cycle Timing**




# All Outputs Rise/Fall Time




# **Output - Output Skew**



# SDRAM Buffer LH and HL Propagation Delay



# **Test Circuit**






#### **Application Information**

Clock traces must be terminated with either series or parallel termination, as is normally done.

#### **Application Circuit**



C<sub>d</sub> = DECOUPLING CAPACITORS C<sub>t</sub> = OPTIONAL EMI-REDUCING CAPACITORS R<sub>s</sub> = SERIES TERMINATING RESISTORS

#### Summary

- Surface mount, low-ESR, ceramic capacitors should be used for filtering. Typically, these capacitors have a value of 0.1μF. In some cases, smaller value capacitors may be required.
- The value of the series terminating resistor satisfies the following equation, where Rtrace is the loaded characteristic impedance of the trace, Rout is the output impedance of the buffer (typically 25Ω), and Rseries is the series terminating resistor.

#### Rseries > Rtrace - Rout

- Footprints must be laid out for optional EMI-reducing capacitors, which should be placed as close to the terminating resistor as is physically possible. Typical values of these capacitors range from 4.7pF to 22pF.
- A Ferrite Bead may be used to isolate the Board V<sub>DD</sub> from the clock generator V<sub>DD</sub> island. Ensure that the Ferrite Bead offers greater than 50Ω impedance at the clock frequency, under loaded DC conditions.
- If a Ferrite Bead is used, a 10µF–22µF tantalum bypass capacitor should be placed close to the Ferrite Bead. This capacitor prevents power supply droop during current surges.



#### **IIC Serial Interface Information**

The information in this section assumes familiarity with IIC programming.

# How to program ASM2I2314ANZ through IIC:

- Master (host) sends a start bit.
- Master (host) sends the write address D3(H).
- ASM2I2314ANZ device will acknowledge.
- Master (host) sends the Command Byte.
- ASM2I2314ANZ device will acknowledge the Command Byte.
- Master (host) sends a Byte count
- ASM2I2314ANZ device will acknowledge the Byte count.
- Master (host) sends the Byte 0
- ASM2I2314ANZ device will acknowledge Byte 0
- Master (host) sends the Byte 1
- ASM2I2314ANZ device will acknowledge Byte 1
- Master (host) sends the Byte 2
- ASM2I2314ANZ device will acknowledge Byte 2
- Master (host) sends a Stop bit.

| Controller (Host)   | ASM22314ANZ<br>(slave/receiver) |
|---------------------|---------------------------------|
| Start Bit           |                                 |
| Slave Address D3(H) |                                 |
|                     | ACK                             |
| Command Byte        |                                 |
|                     | ACK                             |
| Byte count          |                                 |
|                     | ACK                             |
| Byte 0              |                                 |
|                     | ACK                             |
| Byte 1              |                                 |
|                     | ACK                             |
| Byte 2              |                                 |
|                     | ACK                             |
| Stop Bit            |                                 |

WITH LEAD FINISH

CALICE PLANE

SEATING PLANE

L1


BASE METAL



# rev 0.4

# Package Information

# 28L SOIC Package (300 mil)




|        | Dimensions |       |             |       |  |
|--------|------------|-------|-------------|-------|--|
| Symbol | Inches     |       | Millimeters |       |  |
|        | Min        | Max   | Min         | Max   |  |
| Α      | 0.093      | 0.104 | 2.35        | 2.65  |  |
| A1     | 0.004      | 0.012 | 0.10        | 0.30  |  |
| A2     | 0.088      | 0.094 | 2.25        | 2.40  |  |
| D      | 0.697      | 0.712 | 17.70       | 18.10 |  |
| h      | 0.010      | 0.029 | 0.25        | 0.75  |  |
| E      | 0.291      | 0.299 | 7.40        | 7.60  |  |
| Н      | 0.394      | 0.419 | 10.00       | 10.65 |  |
| R1     | 0.003      |       | 0.08        |       |  |
| b      | 0.013      | 0.022 | 0.33        | 0.56  |  |
| b1     | 0.013      | 0.020 | 0.33        | 0.51  |  |
| С      | 0.009      | 0.015 | 0.23        | 0.38  |  |
| c1     | 0.009      | 0.013 | 0.23        | 0.33  |  |
| L      | 0.016      | 0.050 | 0.40        | 1.27  |  |
| е      | 0.050 BSC  |       | 1.27 BSC    |       |  |
| θ      | 0°         | 8°    | 0°          | 8°    |  |



# **Ordering Information**

| Ordering Code       | Marking    | Package Type                      | Operating Range |
|---------------------|------------|-----------------------------------|-----------------|
| ASM2I2314ANZ-28-ST  | 2I2314ANZ  | 28 Pin SOIC, Tube                 | Industrial      |
| ASM2I2314ANZ-28-SR  | 2I2314ANZ  | 28 Pin SOIC, Tape and Reel        | Industrial      |
| ASM2I2314AGNZ-28-ST | 2I2314AGNZ | 28 Pin SOIC, Tube, Green          | Industrial      |
| ASM2I2314AGNZ-28-SR | 2I2314AGNZ | 28 Pin SOIC, Tape and Reel, Green | Industrial      |

# **Device Ordering Information**



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.





www.alsc.com

Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999 Copyright © Alliance Semiconductor All Rights Reserved Part Number: ASM2I2314ANZ Document Version: 0.4

Note: This product utilizes US Patent #6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003

© Copyright 2004 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.