

The Aeroflex ACT5260PC-P10-POD adapts a QED RM5260 MIPS microprocessor to an R4400PC, R4600 or R4700 processor's 179 pin PGA footprint. This product allows the evaluation of the latest MIPS IV 5XXX series performance in existing 4XXX series hardware. Some of the performance enhancements include:

- Allows potentially higher pipeline clock rates due to it multiplication of the input clock by $2,3,4,5,6,7$ or 8 compared to the 4 XXX series method of multiplying the input clock by only 2 , then dividing it down by $2,3,4$ etc for output system clock.
- The RM5260 is a 3.3 volt device with 5 volt tolerant I/O's.
- It has a fully operational IEEE 1149.1 JTAG boundary scan interface.
- On-board supply de-coupling capacitors and PLL filter network.


ACT5260 FR4 Adapter

## ACT5260 DESCRIPTION:

The ACT5260 is a highly integrated superscalar microprocessor that implements a superset of the MIPS IV Instruction Set Architecture(ISA). It has a high performance 64-bit integer unit, a high throughput, fully pipelined 64-bit floating point unit, an operating system friendly memory management unit with a 48 -entry fully associative TLB, a 16 KByte 2-way set associative instruction cache, a 16 KByte 2-way set associative data cache, and a high-performance 64-bit system interface. The ACT5260 can issue both an integer and a floating point instruction in the same cycle.

The ACT5260 is ideally suited for high-end embedded control applications such as internetworking, high performance image manipulation, high speed printing, and 3-D visualization.

## HARDWARE OVERVIEW

The ACT5260 offers a high-level of integration targeted at high-performance embedded applications. Some of the key elements of the ACT5260 are briefly described below.

## Superscalar Dispatch

The ACT5260 has an efficient asymmetric superscalar dispatch unit which allows it to issue an integer instruction and a floating-point computation instruction simultaneously. With respect to superscalar issue, integer instructions include alu, branch, load/store, and floating-point load/store, while floating-point computation instructions include floating-point add, subtract, combined multiply-add, converts, etc. In combination with its high throughput fully pipelined floating-point execution unit, the superscalar capability of the ACT5260 provides unparalleled price/performance in computationally intensive embedded applications.

## CPU Registers

Like all MIPS ISA processors, the ACT5260 CPU has a simple, clean user visible state consisting of 32 general purpose registers, two special purpose registers for integer multiplication and division, a program counter, and no condition code bits.

## Pipeline

For integer operations, loads, stores, and other non-floating-point operations, the ACT5260 uses the simple 5 -stage pipeline also found in the circuits R4600, R4700, and R5000. In addition to this standard pipeline, the ACT5260 uses an extended seven stage pipeline for floating-point operations. Like the R5000, the ACT5260 does virtual to physical translation in parallel with cache access.

## Integer Unit

Like the R5000, the ACT5260 implements the MIPS IV Instruction Set Architecture, and is therefore fully upward compatible with applications that run on processors implementing the earlier generation MIPS I-III instruction sets. Additionally, the ACT5260 includes two implementation specific instructions not found in the baseline MIPS IV ISA but that are useful in the embedded market place. Described in detail in a later section, these instructions are integer multiply-accumulate and 3-operand integer multiply.

The ACT5260 integer unit includes thirty-two general purpose 64-bit registers, a load/store architecture with single cycle ALU operations (add, sub, logical, shift) and an autonomous multiply/divide unit. Additional register resources include: the HI/LO result registers for the two-operand integer multiply/ divide operations, and the program counter(PC).

## Register File

The ACT5260 has thirty-two general purpose registers with register location 0 hard wired to zero. These registers are used for scalar integer operations and address calculation. The register file has two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

## ALU

The ACT5260 ALU consists of the integer adder/ subtractor, the logic unit, and the shifter. The adder performs address calculations in addition to arithmetic operations, the logic unit performs all logical and zero shift data moves, and the shifter performs shifts and store alignment operations. Each of these units is optimized to perform all operations in a single processor cycle

For Detail Information regarding the operation of the Quantum Effect Design (QED) RISCMark ${ }^{\text {TM }}$ RM5260™, 64-Bit Superscalar Microprocessor see the QED datasheet.

## Application Considerations:

Although the device has a 4XXX PC 179 pin PGA compatible footprint, it is not a drop-in replacement since the RM5260 has a different clocking scheme. The RM5260 does not generate the system clocks the same as the R4400, R4600 and R4700. Instead, the system clock is an input, which is multiplied up to the pipeline rate. On the adapter, the Tclock and Rclock pins are floating; not connected to anything. SYNCout and IOout are connected to ground to commit possible unconnected CMOS inputs to a level. Depending on the system configuration, accommodating the clocking difference can be as simple as a few re-routing jumpers or generating divisors of the original MasterClock and the addition of some phase-skewing buffers to emulate the Rclock and Tclock system clocks. In addition, the boot time mode bit serial stream needs to be scrutinized before plugging in a RM5260 into an

R4700 or R4400 socket. The R4700 is closest to the RM5260 whereas the R4400 is quite different.

Figure 2 is an example of what had to be done to an Algorithmics P4000i (IDT79S460) Single Board Computer which was originally configured for an R4700 with a 50 MHz input clock ( 100 MHz pipeline) and a divide by 2 output clock ( 50 MHz bus rate). With three wire jumpers, the ACT5260PC-P10-POD was up and running with no changes to the boot and monitor PROM or any recompilation of application programs. In this case, the R4700's modebit stream happened to be compatible, where a board jumper used to change the output clocks (Tclock and Rclock) from divide by 2 to divide by 3 had the effect of changing the Pclock multiplier from 2 to 3 , upping the pipeline rate up to 150 Mhz without changing the board oscillator.


Figure 2 - Setup Example

Boot Time Mode Stream Comparison Chart - 5260 vs 4700

| 5260 |  | 4700 |  |
| :---: | :---: | :---: | :---: |
| Mode Bit | Description | Mode Bit | Description |
| 0 | Reserved (must be zero) | 0 | Reserved: Must be zero (0) |
| $4 . .1$ | Write-back data rate <br> $0 \rightarrow$ DDDD <br> $1 \rightarrow$ DDxDDx <br> $2 \rightarrow$ DDxxDDxx <br> $3 \rightarrow$ DxDxDxDx <br> $4 \rightarrow$ DDxxxDDxxx <br> $5 \rightarrow$ DDxxxxDDxxxx <br> $6 \rightarrow$ DxxDxxDxxDxx <br> $7 \rightarrow$ DDxxxxxxDDxxxxxx <br> $8 \rightarrow$ DxxxDxxxDxxxDxxx <br> 9-15 reserved | $4 . .1$ | Write-back data rate $0 \rightarrow \mathrm{D}$ <br> $1 \rightarrow \mathrm{DDx}$ <br> $2 \rightarrow$ DDxx <br> $3 \rightarrow$ DxDx <br> $4 \rightarrow$ DDxxx <br> $5 \rightarrow$ DDxxxx <br> $6 \rightarrow$ DxxDxx <br> $7 \rightarrow$ DDxxxxxx <br> $8 \rightarrow$ DxxxDxxx <br> 9-15 reserved |
| $7 . .5$ | Pclock to SysClock Multiplier <br> $0 \rightarrow$ Multiply by $2,1 \rightarrow$ Multiply by 3 <br> $2 \rightarrow$ Multiply by $4,3 \rightarrow$ Multiply by 5 <br> $4 \rightarrow$ Multiply by $6,5 \rightarrow$ Multiply by 7 <br> $6 \rightarrow$ Multiply by 8, 7 reserved | $7 . .5$ | $\begin{aligned} & \text { Clock divisor } \\ & 0 \rightarrow 2,1 \rightarrow 3 \\ & 2 \rightarrow 4,3 \rightarrow 5 \\ & 4 \rightarrow 6,5 \rightarrow 7 \\ & 6 \rightarrow 8,7 \rightarrow \text { reserved } \end{aligned}$ |
| 8 | Specifies byte ordering. Logically ORed with BigEndian input signal. <br> $0 \rightarrow$ Little endian <br> $1 \rightarrow$ Big endian | 8 | $0 \rightarrow$ Little endian <br> $1 \rightarrow$ Big endian |
| 10..9 | $00 \rightarrow$ R4000 compatible non-block writes, <br> $01 \rightarrow$ reserved, <br> $10 \rightarrow$ pipelined non-block writes, <br> $11 \rightarrow$ non-block write re-issue | 10..9 | $00 \rightarrow$ R4000 compatible, $01 \rightarrow$ reserved, <br> $10 \rightarrow$ pipelined writes, <br> $11 \rightarrow$ write re-issue |
| 11 | $0 \rightarrow$ Enable the timer interrupt on $\operatorname{Int}[5]$, $1 \rightarrow$ Disable the timer interrupt on $\operatorname{Int}[5]$. | 11 | $0 \rightarrow$ Enable the timer interrupt on $\operatorname{Int}[5]$, <br> $1 \rightarrow$ Disable the timer interrupt on $\operatorname{Int}[5]$. |
| 12 | Reserved: Must be zero (0) | 12 | Reserved: Must be zero (0) |
| 14..13 | Output driver strength <br> $10 \rightarrow 100 \%$ strength (fastest), $11 \rightarrow 83 \%$ strength, $00 \rightarrow 67 \%$ strength, $01 \rightarrow 50 \%$ strength (slowest) | 14..13 | Output driver strength $10 \rightarrow 100 \%$ strength (fastest), $11 \rightarrow 83 \%$ strength, $00 \rightarrow 67 \%$ strength, $01 \rightarrow 50 \%$ strength (slowest) |
| 15 | Reserved: Must be zero (0) | 15 | $0 \Rightarrow$ TClock[0] enabled, <br> $1 \Rightarrow$ TClock[0] disabled |
| 17.. 16 | System configuration identifiers - software visible in processor Config[21..20] | 16 | $0 \Rightarrow$ TClock[1] enabled, <br> $1 \Rightarrow$ TClock[1] disabled |
|  |  | 17 | $0 \Rightarrow$ RClock $[0]$ enabled, <br> $1 \Rightarrow$ RClock $[0]$ disabled |
| 18 | $0 \rightarrow$ Set Timer/Counter to run at Pclock/2 <br> $1 \rightarrow$ Set Timer/Counter to run at Pclock | 18 | $0 \Rightarrow$ RClock[1] enabled, <br> $1 \Rightarrow$ RClock $[1]$ disabled |
| $21 . .19$ | Reserved: Must be zero (0) | 255.. 19 | Reserved: Must be zero (0) |
| 24.. 22 | Write address to write data delay in P cycles $000 \rightarrow 0$ cycles(R5000), $\ldots, 111 \rightarrow 7$ cycles |  |  |
| 255.25 | Reserved: Must be zero (0) |  |  |



Figure 3 - Output Timing


Figure 4 - Input Timing

SysClock


Figure 5 - SysClock Timing

Absolute Maximum Ratings ${ }^{1}$

| Symbol | Rating | Range | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with respect to GND | $-0.5^{2}$ to 4.6 | $\mathrm{~V}^{\circ}$ |
| $\mathrm{T}_{\text {CASE }}$ | Operating Temperature | 0 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Case Temperature under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {IN }}$ | DC Input Current | $20^{3}$ | mA |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

Notes:

1. Stresses above those listed under "AbsoluteMaximums Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Vin minimum $=-2.0 \mathrm{~V}$ for pulse width less than 15 nS . Vin maximum should not exceed +5.5 Volts.
3. When Vin < OV or Vin > Vcc.
4. No more than one output should be shorted at one time. Duration of the short should not exceed more than 30 second.

Recommended Operating Conditions

| Symbol | Parameter | Minimum | Maximum | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage | +3.135 | +3.465 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | -0.5 | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{C}}$ | Operating Temperature Case (Commercial) | 0 | +85 | ${ }^{\circ} \mathrm{C}$ |

DC Characteristics
(VCC $=3.3 \mathrm{~V} \pm 5 \%$; TCASE $=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Sym | Conditions |  | $\mathbf{1 3 3 / 1 5 0 M H z}$ |  |
| :--- | :---: | :--- | :---: | :---: | :---: |
|  |  | Units |  |  |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 1}$ |  |  | 0.1 | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A}$ | $\mathrm{Vcc}-0.1$ |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 2}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 0.4 | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 2}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | 2.4 |  | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.5 | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Input Current | $\mathrm{I}_{\mathrm{IN} 1}$ | $\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -20 | +20 | $\mu \mathrm{~A}$ |
| Input Current | $\mathrm{I}_{\mathrm{IN} 2}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ | -20 | +20 | $\mu \mathrm{~A}$ |
| Input Current | $\mathrm{I}_{\mathrm{IN} 3}$ | $\mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | -250 | +250 | $\mu \mathrm{~A}$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ |  |  | 10 | pF |
| Output Capacitance | $\mathrm{C}_{\mathrm{OUT}}$ |  |  | 10 | pF |

Power Consumption

| Parameter | Symbol | Conditions | 133MHz, 3.3V |  | 150MHz, 3.3V |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ ${ }^{5}$ | Max | Typ ${ }^{5}$ | Max |  |
| Active Operating Supply Current | $\mathrm{ICC1}$ | $C L=0 p F, 150 / 75 \mathrm{MHz}$, No SysAD activity | TBD | TBD | TBD | TBD | mA |
|  | $\mathrm{I}_{\mathrm{CC} 2}$ | $\mathrm{CL}=50 \mathrm{pF}, 150 / 75 \mathrm{MHz}$, R4000 write protocol without FPU operation | 1000 | 1750 | 1150 | 1950 | mA |
|  | $\mathrm{I}_{\mathrm{CC} 3}$ | $\mathrm{CL}=50 \mathrm{pF}$, $150 / 75 \mathrm{MHz}$, write re-issue or pipelined writes | 1100 | 2000 | 1250 | 2250 | mA |
| Standby Current | $\mathrm{I}_{\mathrm{SB} 1}$ | $\mathrm{CL}=0 \mathrm{pF}, 150 / 75 \mathrm{MHz}$ |  | TBD |  | TBD | mA |
|  | $\mathrm{I}_{\text {SB1 }}$ | $C L=50 \mathrm{pF}, 150 / 75 \mathrm{MHz}$ |  | TBD |  | TBD | mA |

Notes:
5. Typical integer instruction mix and cache miss rates.

## AC Characteristics

(VCC $=3.3 \mathrm{~V} \pm 5 \%$; TCASE $=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

## Capacitive Load Deration

| Symbol | Parameter | $133 / 150 \mathrm{MHz}$ |  | Units |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Minimum | Maximum |  |
| CLD | Load Derate |  | 2 | $\mathrm{~ns} / 25 \mathrm{pF}$ |

## Clock Parameters

| Parameter | Symbol | Test Conditions | 133/150MHz |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| SysClock High | $\mathrm{t}_{\text {Schigh }}$ | Transition $\leq 5 \mathrm{~ns}$ | 4 |  | ns |
| SysClock Low | ${ }^{\text {t SCLow }}$ | Transition $\leq 5 n \mathrm{~s}$ | 4 |  | ns |
| SysClock Frequency ${ }^{6}$ |  |  | 33 | 75 | MHz |
| SysClock Period | $\mathrm{t}_{\text {SCP }}$ |  |  | 30 | ns |
| Clock Jitter for SysClock | $\mathrm{t}_{\text {jitterIn }}$ |  |  | $\pm 250$ | ps |
| SysClock Rise Time | $\mathrm{t}_{\text {SCRise }}$ |  |  | 5 | ns |
| SysClock Fall Time | $t_{\text {SCFall }}$ |  |  | 5 | ns |
| ModeClock Period | $\mathrm{t}_{\text {ModeCKP }}$ |  |  | $256{ }^{*} \mathrm{t}_{\text {SCP }}$ | ns |
| JTA Clock Period | $\mathrm{t}_{\text {JTAGCKP }}$ |  |  | $4^{*}{ }_{\text {tSCP }}$ | ns |

[^0]6. Operation of the ACT5260 is only guaranteed with the Phase Loop enabled.

## System Interface Parameters ${ }^{7}$

| Parameter | Symbol | Test Conditions | 133MHz |  | 150MHz |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| Data Output ${ }^{8}$ | $t_{\text {DO }}$ | mode14...13 = 10 (fastest) | TBD | TBD | TBD | TBD | ns |
|  |  | mode $14 . \ldots 13=11$ | TBD | TBD | TBD | TBD | ns |
|  |  | mode $14 \ldots 13=00$ | 1.0 | 8.0 | 1.0 | 8.0 | ns |
|  |  | mode14...13 = 01 (slowest) | TBD | TBD | TBD | TBD | ns |
| Data Setup | $t_{\text {ds }}$ | $\mathrm{t}_{\text {RISE }}=5 \mathrm{~ns}$ | 4.0 |  | 4.0 |  | ns |
| Data Hold | $t_{\text {DH }}$ | $\mathrm{t}_{\text {FALL }}=5 \mathrm{~ns}$ | 0 |  | 0 |  | ns |

Notes:
7. Timmings are are measured from from 1.5 V of the clock to 1.5 V of the signal.
8. Capacitive load for all output timing is 50 pF

Boot Time Interface Parameters

| Parameter | Symbol | Test Conditions | 133/150MHz |  | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| Mode Data Setup | $\mathrm{t}_{\mathrm{DS}}$ |  | 4 |  | SysClock cycles |
| Mode Data Hold | $\mathrm{t}_{\text {DH }}$ |  | 0 |  | SysClock cycles |

ACT5260PC Adapter Pinouts

| 4XXX <br> Signal | $\begin{aligned} & \hline \text { PGA } \\ & \text { Pin } \end{aligned}$ | $\begin{gathered} \hline 5260 \\ \text { Pin } \end{gathered}$ | 4XXX <br> Signal | $\begin{gathered} \text { PGA } \\ \text { Pin } \end{gathered}$ | $\begin{gathered} \hline 5260 \\ \text { Pin } \end{gathered}$ | 4XXX <br> Signal | $\begin{aligned} & \hline \text { PGA } \\ & \text { Pin } \end{aligned}$ | $\begin{gathered} 5260 \\ \text { Pin } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTO | N2 | 93 | SYSAD45 | B17 | 37 | VCC | A13 | VCC |
| INT1 | L3 | 94 | SYSAD46 | E17 | 39 | VCC | A16 | VCC |
| INT2 | K3 | 95 | SYSAD47 | F17 | 43 | VCC | B18 | VCC |
| INT3 | J3 | 96 | SYSAD48 | L2 | 115 | VCC | C1 | VCC |
| INT4 | H3 | 97 | SYSAD49 | M3 | 119 | VCC | D18 | VCC |
| INT5 | F2 | 98 | SYSAD5 | C4 | 8 | VCC | F1 | VCC |
| IOIN | T13 | NC | SYSAD50 | N3 | 121 | VCC | G18 | VCC |
| IOOUT | U12 | GND | SYSAD51 | R2 | 125 | VCC | H1 | VCC |
| JTCK | H17 | 49 | SYSAD52 | T3 | 129 | VCC | J18 | VCC |
| JTDI | G16 | 48 | SYSAD53 | U3 | 131 | VCC | K1 | VCC |
| JTDO | F16 | 47 | SYSAD54 | T6 | 135 | VCCP | K17 | 64 |
| JTMS | E16 | 50 | SYSAD55 | T7 | 139 | VCC | L18 | VCC |
| MODECLK | B4 | 46 | SYSAD56 | T10 | 141 | VCC | M1 | VCC |
| MODEIN | U4 | 58 | SYSAD57 | T11 | 145 | VCC | N18 | VCC |
| MSTRCLK | J17 | $66^{1}$ | SYSAD58 | U13 | 149 | VCC | R1 | VCC |
| MSTROUT | P17 | NC | SYSAD59 | V15 | 151 | VCC | T18 | VCC |
| RCLK0 | T17 | NC | SYSAD6 | B5 | 12 | VCC | U1 | VCC |
| RCLK1 | R16 | NC | SYSAD60 | T15 | 164 | VCC | V3 | VCC |
| SYNCIN | J16 | NC | SYSAD61 | U17 | 166 | VCC | V6 | VCC |
| SYNCOUT | P16 | GND | SYSAD62 | N16 | 170 | VCC | V8 | VCC |
| SYSADO | J2 | 189 | SYSAD63 | N17 | 174 | VCC | V10 | VCC |
| SYSAD1 | G2 | 193 | SYSAD7 | B6 | 16 | VCC | V12 | VCC |
| SYSAD10 | C12 | 26 | SYSAD8 | B9 | 18 | VCC | V14 | VCC |
| SYSAD11 | B14 | 28 | SYSAD9 | B11 | 22 | VCC | V17 | VCC |
| SYSAD12 | B15 | 32 | SYSADC0 | C8 | 183 | VCC | T9 | VCC |
| SYSAD13 | C16 | 36 | SYSADC1 | G17 | 187 | GND | A3 | GND |
| SYSAD14 | D17 | 38 | SYSADC2 | T8 | 175 | GND | A6 | GND |
| SYSAD15 | E18 | 42 | SYSADC3 | L16 | 179 | GND | A8 | GND |
| SYSAD16 | K2 | 114 | SYSADC4 | B8 | 184 | GND | A10 | GND |
| SYSAD17 | M2 | 118 | SYSADC5 | H16 | 188 | GND | A12 | GND |
| SYSAD18 | P1 | 120 | SYSADC6 | U8 | 176 | GND | A14 | GND |
| SYSAD19 | P3 | 124 | SYSADC7 | L17 | 180 | GND | A17 | GND |
| SYSAD2 | E1 | 197 | SYSCMD0 | E2 | 73 | GND | A18 | GND |
| SYSAD20 | T2 | 128 | SYSCMD1 | D3 | 74 | GND | B1 | GND |
| SYSAD21 | T4 | 130 | SYSCMD2 | B2 | 75 | GND | C18 | GND |
| SYSAD22 | U5 | 134 | SYSCMD3 | A5 | 76 | GND | D1 | GND |
| SYSAD23 | U6 | 138 | SYSCMD4 | B7 | 79 | GND | F18 | GND |
| SYSAD24 | U9 | 140 | SYSCMD5 | C9 | 80 | GND | G1 | GND |
| SYSAD25 | U11 | 144 | SYSCMD6 | B10 | 83 | GND | H18 | GND |
| SYSAD26 | T12 | 148 | SYSCMD7 | B12 | 84 | GND | J1 | GND |
| SYSAD27 | U14 | 150 | SYSCMD8 | C13 | 85 | VSSP | K16 | 65 |
| SYSAD28 | U15 | 163 | SYSCMDP | C14 | 86 | GND | K18 | GND |
| SYSAD29 | T16 | 165 | TCLK0 | C17 | NC | GND | L1 | GND |
| SYSAD3 | E3 | 199 | TCLK1 | D16 | NC | GND | M18 | GND |
| SYSAD30 | R17 | 169 | VCCOK | M17 | 110 | GND | N1 | GND |
| SYSAD31 | M16 | 173 | CLDRST | T14 | 109 | GND | P18 | GND |
| SYSAD32 | H2 | 190 | EXTRQST | U2 | 107 | GND | R18 | GND |
| SYSAD33 | G3 | 194 | FAULT | B16 | NC | GND | T1 | GND |
| SYSAD34 | F3 | 198 | NMI | U7 | 106 | GND | U18 | GND |
| SYSAD35 | D2 | 200 | RDRDY | T5 | 59 | GND | V1 | GND |
| SYSAD36 | C3 | 7 | RELEASE | V5 | 63 | GND | V2 | GND |
| SYSAD37 | B3 | 9 | RESET | U16 | 108 | GND | V4 | GND |
| SYSAD38 | C6 | 13 | VALIDOUT | R3 | 62 | GND | V7 | GND |
| SYSAD39 | C7 | 17 | VALIDIN | P2 | 61 | GND | V9 | GND |
| SYSAD4 | C2 | 6 | WRRDY | C5 | 60 | GND | V11 | GND |
| SYSAD40 | C10 | 19 | VCC | A2 | VCC | GND | V13 | GND |
| SYSAD41 | C11 | 23 | VCC | A4 | VCC | GND | V16 | GND |
| SYSAD42 | B13 | 27 | NC | A7 | NC | GND | V18 | GND |
| SYSAD43 | A15 | 29 | VCC | A9 | VCC | GND |  | $111^{2}$ |
| SYSAD44 | C15 | 33 | VCC | A11 | VCC | NC | U10 | NC |

Notes: 1. 5260 pin function SysCIk 2. 5260 pin function BigEndian


Ordering Information

| Model Number |
| :--- |
| ACT5260PC-P10-POD |

## Package Outline

## Bottom View



Side View


Specification subject to change without notice

| Aeroflex Circuit Technology | Telephone: (516) 694-6700 |
| :--- | :---: |
| 35 South Service Road | FAX: (516) 694-6715 |
| Plainview New York 11830 | Toll Free Inquiries: (800) 843-1553 |
| www.aeroflex.com/act1.htm | E-Mail: sales-act@aeroflex.com |


[^0]:    Notes:

