

## 1. General description

---

The HITAG product line is well known and established in the contactless identification market.

Due to the open marketing strategy of NXP Semiconductors there are various manufacturers well established for both the transponder / cards as well as the Read/Write Devices. All of them supporting HITAG transponder IC's.

With the new HITAG  $\mu$  RO64, NXP is addressing the low end LF market, by offering a preprogrammed, read only IC variant.

The advantages of this transponder IC are:

- proven HITAG performance
- easy to assemble because of mega-bumps
- low cost manufacturing because of preprogrammed TTF code

The HITAG  $\mu$  RO64 operates in a continuous TTF mode where it modulates the reader field with it's preprogrammed 64-bit memory content.

## 2. Features

---

### 2.1 Features

- Integrated circuit for contactless identification transponders and cards
- Integrated resonance capacitor of 210 pF with  $\pm 3\%$  tolerance or 280 pF with  $\pm 5\%$  tolerance over full production
- Frequency range 100 kHz to 150 kHz
- 64-bit preprogrammed TTF response
- 10 years data retention

### 2.2 Delivery types

- Sawn, megabumped wafer, 150  $\mu$ m, 8 inch, UV

### 3. Ordering information

**Table 1.** Ordering information

| Type number      | Package |   | Type                        | Version |
|------------------|---------|---|-----------------------------|---------|
|                  | Name    | Description                                     |                             |         |
| HTCICC6402FUG/AM | Wafer   | sawn, megabumped wafer, 150 $\mu$ m, 8 inch, UV | HITAG $\mu$ RO64,<br>210 pF | <td>    |
| HTCICC6403FUG/AM | Wafer   | sawn, megabumped wafer, 150 $\mu$ m, 8 inch, UV | HITAG $\mu$ RO64,<br>280 pF | <td>    |

## 4. Block diagram

The HITAG  $\mu$  RO64 transponder IC requires no external power supply. The contactless interface generates the power supply and the system clock via the resonant circuitry by inductive coupling to the read/write device (RWD). The interface also demodulates data transmitted from the RWD to the HITAG  $\mu$  RO64 transponder IC, and modulates the magnetic field for data transmission from the HITAG  $\mu$  RO64 transponder IC to the RWD.

Data are stored in a non-volatile memory (EEPROM).




Fig 1. Block diagram of HITAG  $\mu$  RO64 transponder IC

5. Pinning information




Fig 2. HITAG μ RO64 - Mega bumps bondpad locations

Table 2. HITAG μ RO64 - Mega bumps dimensions

| Description                 | Dimension    |
|-----------------------------|--------------|
| (X) chip size               | 550 μm       |
| (Y) chip size               | 550 μm       |
| (1) pad center to chip edge | 100.5 μm     |
| (2) pad center to chip edge | 48.708 μm    |
| (3) pad center to chip edge | 180.5 μm     |
| (4) pad center to chip edge | 55.5 μm      |
| (5) pad center to chip edge | 48.508 μm    |
| (6) pad center to chip edge | 165.5 μm     |
| Bump Size:                  |              |
| LA, LB                      | 294 × 164 μm |
| Remaining pads              | 60 × 60 μm   |

**Note:** All pads except LA and LB are electrically disconnected after dicing.

## 6. Functional description

### 6.1 Memory organization

The memory is preprogrammed as shown in [Table 3](#). This data gets continuously sent back as soon as the transponder receives sufficient energy.

**Table 3. Memory organization HITAG μ RO64**

| TTF ID7    |             |           |             |             |           |             |             |
|------------|-------------|-----------|-------------|-------------|-----------|-------------|-------------|
| MSB        |             |           |             |             |           |             | LSB         |
| 1          | 1           | 1         | 1           | 1           | 1         | 1           | 1           |
|            |             |           |             |             |           |             |             |
| TTF ID6    |             |           |             |             |           |             |             |
| MSB        |             |           |             |             |           |             | LSB         |
| 1          | VBit7       | VBit6     | VBit5       | VBit4       | P VBit7-4 | VBit3       | VBit2       |
|            |             |           |             |             |           |             |             |
| TTF ID5    |             |           |             |             |           |             |             |
| MSB        |             |           |             |             |           |             | LSB         |
| VBit 1     | VBit0       | P VBit3-0 | DBit31      | DBit30      | DBit29    | DBit28      | P DBit31-28 |
|            |             |           |             |             |           |             |             |
| TTF ID4    |             |           |             |             |           |             |             |
| MSB        |             |           |             |             |           |             | LSB         |
| DBit27     | DBit26      | DBit25    | DBit24      | P DBit27-24 | DBit23    | DBit22      | DBit21      |
|            |             |           |             |             |           |             |             |
| TTF ID3    |             |           |             |             |           |             |             |
| MSB        |             |           |             |             |           |             | LSB         |
| DBit20     | P DBit23-20 | DBit19    | DBit18      | DBit17      | DBit16    | P DBit19-16 | DBit15      |
|            |             |           |             |             |           |             |             |
| TTF ID2    |             |           |             |             |           |             |             |
| MSB        |             |           |             |             |           |             | LSB         |
| DBit14     | DBit13      | DBit12    | P DBit15-12 | DBit11      | DBit10    | DBit9       | DBit8       |
|            |             |           |             |             |           |             |             |
| TTF ID1    |             |           |             |             |           |             |             |
| MSB        |             |           |             |             |           |             | LSB         |
| P DBit11-8 | DBit7       | DBit6     | DBit5       | DBit4       | P DBit7-4 | DBit3       | DBit2       |
|            |             |           |             |             |           |             |             |
| TTF ID0    |             |           |             |             |           |             |             |
| MSB        |             |           |             |             |           |             | LSB         |
| DBit1      | DBit0       | PDBit3-0  | PColumn0    | PColumn1    | PColumn2  | PColumn3    | Stopbit     |

|             |        |        |        |        |        |        |       |       |
|-------------|--------|--------|--------|--------|--------|--------|-------|-------|
| P Column 0: | DBit31 | DBit27 | DBit23 | DBit19 | DBit15 | DBit11 | DBit7 | DBit3 |
| P Column 1: | DBit30 | DBit26 | DBit22 | DBit18 | DBit14 | DBit10 | DBit6 | DBit2 |
| P Column 2: | DBit29 | DBit25 | DBit21 | DBit17 | DBit13 | DBit9  | DBit5 | DBit1 |
| P Column 3: | DBit28 | DBit24 | DBit20 | DBit16 | DBit12 | DBit8  | DBit4 | DBit0 |

7. Protocol timing

7.1 HITAG μ RO64 transponder waiting time before transmitting data in TTF mode




Fig 3. HITAG μ RO64 transponder waiting time before transmitting data in TTF mode

After switching on the powering field, the HITAG μ RO64 transponder waits a time  $t_{TTF}$  before transmitting data.

| Symbol    | Parameter  | Min | Typ | Max | Unit  |
|-----------|--|-----|-----|-----|-------|
| $t_{TTF}$ | $T_0 = 1/125 \text{ kHz} = 8 \text{ } \mu\text{s}$ | 250 | 304 | 400 | $T_0$ |

## 8. Limiting values

**Table 4. Limiting values**<sup>[1][2]</sup>

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol              | Parameter                       | Conditions                                | Min | Max  | Unit               |
|---------------------|---------------------------------|---|-----|------|--------------------|
| T <sub>stg</sub>    | storage temperature             |   | -55 | +125 | °C                 |
| V <sub>ESD</sub>    | electrostatic discharge voltage | JEDEC JESD 22-A114-AB<br>Human Body Model | ± 2 | -    | kV                 |
| I <sub>I(max)</sub> | maximum input current           | IN1-IN2                                   | -   | ± 20 | mA <sub>peak</sub> |
| T <sub>j</sub>      | junction temperature            |   | -40 | +85  | °C                 |

- [1] Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the Operating Conditions and Electrical Characteristics section of this specification is not implied.
- [2] This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions should be taken to avoid applying values greater than the rated maxima

## 9. Characteristics

**Table 5. Characteristics**

| Symbol               | Parameter                         | Conditions  | Min   | Typ | Max   | Unit               |
|----------------------|-----------------------------------|---|-------|-----|-------|--------------------|
| f <sub>oper</sub>    | operating frequency               |   | 100   | 125 | 150   | kHz                |
| I <sub>I</sub>       | input current                     | IN1-IN2   | -     | -   | ± 10  | mA <sub>peak</sub> |
| V <sub>IN1-IN2</sub> | input voltage                     |   | 4     | 5   | 6     | V <sub>peak</sub>  |
| C <sub>i</sub>       | input capacitance between IN1-IN2 | V <sub>IN1-IN2</sub> = 0.5 V <sub>rms</sub> <sup>[2][3]</sup> | 203.7 | 210 | 216.3 | pF                 |
| C <sub>i</sub>       | input capacitance between IN1-IN2 | V <sub>IN1-IN2</sub> = 0.5 V <sub>rms</sub> <sup>[2][4]</sup> | 266   | 280 | 294   | pF                 |

- [1] Typical ratings are not guaranteed. Values are at 25°C.
- [2] Measured with an HP4285A LCR meter at 125 kHz/room temperature (25 °C)
- [3] Integrated Resonance Capacitor: 210 pF ± 3 %
- [4] Integrated Resonance Capacitor: 280 pF ± 5%

## 10. Abbreviations

**Table 6. Abbreviations**

| Abbreviation | Definition                                |
|--------------|---|
| AC           | Anticollision Code                        |
| ASK          | Amplitude Shift Keying                    |
| BC           | Bi-phase Code                             |
| BPLC         | Binary Pulse Length Coding                |
| CRC          | Cyclic Redundancy Check                   |
| DSFID        | Data Storage Format Identifier            |
| EEPROM       | Electrically Erasable Programmable Memory |
| EOF          | End Of Frame                              |
| ICR          | Integrated Circuit Reference number       |
| LSB          | Least Significant Bit                     |
| LSByte       | Least Significant Byte                    |
| m            | Modulation Index                          |
| MC           | Manchester Code                           |
| MFC          | integrated circuit Manufacturer Code      |
| MSB          | Most Significant Bit                      |
| MSByte       | Most Significant Byte                     |
| MSN          | Manufacturer Serial Number                |
| NA           | No Access                                 |
| NOB          | Number Of Block                           |
| NOP          | Number Of Pages                           |
| NOS          | Number Of Slots                           |
| NSS          | Number Of Sensors                         |
| OTP          | One Time Programmable                     |
| PID          | Product Identifier                        |
| PWD          | Password                                  |
| RFU          | Reserved for Future Use                   |
| RND          | Random Number                             |
| RO           | Read Only                                 |
| RTF          | Reader Talks First                        |
| R/W          | Read/Write                                |
| RWD          | Read/Write Device                         |
| SOF          | Start of Frame                            |
| TTF          | Transponder Talks First                   |
| UID          | Unique Identifier                         |

## 11. References

---

- [1] **Application note** — AN10214, HITAG Coil Design Guide, Transponder IC  
BL-ID Doc.No.: 0814\*\*

## 12. Revision history

Table 7: Revision history

| Document ID    | Release date  | Data sheet status  | Change notice | Supersedes |
|----------------|---|--------------------|---------------|------------|
| 176431         | 20090724  | Product data sheet | -             | 176430     |
| Modifications: | <ul style="list-style-type: none"><li><a href="#">Section 6.1 "Memory organization"</a>: update Table 3</li></ul> |                    |               |            |
| 176430         | 20090716  | Product data sheet | -             | -          |

## 13. Legal information

### 13.1 Data sheet status

| Document status <sup>[1][2]</sup> | Product status <sup>[3]</sup> | Definition  |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet      | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet    | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet        | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 13.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 13.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of

the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

### 13.4 Licenses

#### ICs with HITAG functionality

NXP Semiconductors owns a worldwide perpetual license for the patents US 5214409, US 5499017, US 5235326 and for any foreign counterparts or equivalents of these patents. The license is granted for the Field-of-Use covering: (a) all non-animal applications, and (b) any application for animals raised for human consumption (including but not limited to dairy animals), including without limitation livestock and fish.

Please note that the license does not include rights outside the specified Field-of-Use, and that NXP Semiconductors does not provide indemnity for the foregoing patents outside the Field-of-Use.

### 13.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**HITAG** — is a trademark of NXP B.V.

## 14. Contact information

---

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 15. Tables

|          |  |   |          |                  |    |
|----------|--|---|----------|------------------|----|
| Table 1. | Ordering information                     | 2 | Table 5. | Characteristics  | 7  |
| Table 2. | HITAG $\mu$ RO64 - Mega bumps dimensions | 4 | Table 6. | Abbreviations    | 8  |
| Table 3. | Memory organization HITAG $\mu$ RO64     | 5 | Table 7: | Revision history | 10 |
| Table 4. | Limiting values <sup>[1][2]</sup>        | 7 |          |                  |    |

## 16. Figures

|        |  |   |        |  |   |
|--------|--|---|--------|--|---|
| Fig 1. | Block diagram of HITAG $\mu$ RO64 transponder IC | 3 | Fig 3. | HITAG $\mu$ RO64 transponder waiting time before transmitting data in TTF mode | 6 |
| Fig 2. | HITAG $\mu$ RO64 - Mega bumps bondpad locations  | 4 |        |  |   |

## 17. Contents

|           |  |           |
|-----------|--|-----------|
| <b>1</b>  | <b>General description</b>   | <b>1</b>  |
| <b>2</b>  | <b>Features</b>  | <b>1</b>  |
| 2.1       | Features   | 1         |
| 2.2       | Delivery types   | 1         |
| <b>3</b>  | <b>Ordering information</b>  | <b>2</b>  |
| <b>4</b>  | <b>Block diagram</b>   | <b>3</b>  |
| <b>5</b>  | <b>Pinning information</b>   | <b>4</b>  |
| <b>6</b>  | <b>Functional description</b>  | <b>5</b>  |
| 6.1       | Memory organization  | 5         |
| <b>7</b>  | <b>Protocol timing</b>   | <b>6</b>  |
| 7.1       | HITAG $\mu$ RO64 transponder waiting time before transmitting data in TTF mode | 6         |
| <b>8</b>  | <b>Limiting values</b>   | <b>7</b>  |
| <b>9</b>  | <b>Characteristics</b>   | <b>7</b>  |
| <b>10</b> | <b>Abbreviations</b>   | <b>8</b>  |
| <b>11</b> | <b>References</b>  | <b>9</b>  |
| <b>12</b> | <b>Revision history</b>  | <b>10</b> |
| <b>13</b> | <b>Legal information</b>   | <b>11</b> |
| 13.1      | Data sheet status  | 11        |
| 13.2      | Definitions  | 11        |
| 13.3      | Disclaimers  | 11        |
| 13.4      | Licenses   | 11        |
| 13.5      | Trademarks   | 11        |
| <b>14</b> | <b>Contact information</b>   | <b>12</b> |
| <b>15</b> | <b>Tables</b>  | <b>13</b> |
| <b>16</b> | <b>Figures</b>   | <b>13</b> |
| <b>17</b> | <b>Contents</b>  | <b>13</b> |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 24 July 2009

Document identifier: 176431

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

[HTCICC6402FUG/AM,0](#) [HTCICC6403FUG/AM,0](#)