Am9150

1024x4 High-Speed Static R/W RAM



DISTINCTIVE CHARACTERISTICS

- 1024 x 4 organization
- High speed 20 ns Max. access time
- Separate data inputs and outputs
- Memory reset function

- High density SLIM 24-pin 300-MIL package
- Three-state output buffers
- Single +5 V power supply ±10%
- Low-power version


GENERAL DESCRIPTION

The Am9150 is a high-performance, static, n-channel, read/write, random-access memory organized as 1024 x 4. It features single 5 V supply operation, TTL-compatible input and output levels, and separate input and output pins for improved system performance and ease of use.

The Am9150 also incorporates a reset feature which will reset the entire contents of the memory to logical LOW in two cycle times by controlling R (RESET) and S (CS).

The Am9150 has four control signals R. S. W and G. The S input controls read, write and reset operations of the device and provides for easy selection of an individual device when the outputs are tied together. The W (WE) input controls the normal read and write operations, and the G (OE) controls the state of the outputs.

BLOCK DIAGRAM



MODE SELECT TABLE

	Inp	uts						
\$	W	G	R	Outputs	Mode			
H	X	X	×	Hi-Z	Not Selected			
<u> </u>	ļ Ḥ	l X	L	Hi-Z	Reset*			
L .	Ł	X	Н	Hi-Z	Write			
L	н	L	н	Q ₀ - Q ₃ Hi-Z.	Read			
L	X	Н	н	Hi-Z.	Output Disable			

See Reset cycle description.

H = High


L = Low X = Don't Care

PRODUCT SELECTOR GUIDE


Part Number		Am9150-20	Am9150-25	Am9150-35	19150-35 Am9150-45		Am91L50-35	Am91L50-45	
Maximum Access Time (ns)		20	25	35	45	25	35	45	
1 Binu (m. 8)	0°C to +70°C	180	180	180	180	130	130	130	
ICC Max. (mA)	-55°C to +125°C	N/A	180	180	180	N/A	N/A	N/A	

Publication # Rev. Amendment 04444 C /0 Issue Date: January 1989


CONNECTION DIAGRAMS TOD View



Note: Pin 1 is marked for orientation.



METALLIZATION AND PAD LAYOUT Address Designators




Die Size: 0.93" x 0.163"

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



a. DEVICE NUMBER/DESCRIPTION Am9150/Am91L50 1024 x 4 High-Speed Static R/W RAM Am91L50 = Low-Power Version

Valid Combinations					
AM9150-20					
AM9150-25					
AM9150-35	DC, DCB.				
AM9150-45	LC, LCB				
AM91L50-25					
AM91L50-35					
AM91L50-45	7				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish

APL Products



Am9150 1024 x 4 High-Speed Static R/W RAM

Valid Cor	mbinations
AM9150-25	/BLA
AM9150-35	/BUC
AM9150-45	/BKA

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

A₀ - A₉ Address (inputs)

The 10 address inputs select one of the 1024 4-bit words in the RAM.

S Chip Select (Input; Active LOW)

An active-LOW input which selects the device for operation. When \overline{S} is HIGH, the device is deselected and the outputs will be in a high-impedance state.

Write Enable (Input; Active LOW)

 \overline{W} controls read and write operations. When \overline{W} is HIGH and \overline{G} is LOW, data will be present at the data outputs. When \overline{W} is LOW, data present on the data inputs will be written into the selected memory location. The data outputs will be in a high-impedance state.

R RESET (Input; Active LOW)

An active-Low pulse on \overline{R} while $A_0 - A_9$ are stable, \overline{S} is LOW, and \overline{W} and \overline{G} are HIGH resets the whole memory.

G Output Enable (Input; Active LOW)

 $\overline{\textbf{G}}$ controls the state of the data outputs in conjunction with $\overline{\textbf{S}}$ and $\overline{\textbf{W}}$

Do-D3 Data Input

Data inputs to the RAM.

Q₀ - Q₃ Data Output

Data outputs from the RAM. The data outputs will be in a high-impedance state when either \overline{S} or \overline{G} are HIGH or \overline{W} is LOW.

V_{CC} Power Supply +5 Volts

V_{SS} Ground

ABSOLUTE MAXIMUM RATINGS (Note 1) Storage Temperature-65 to +150°C Ambient Temperature with Power Applied -55 to +125°C Supply Voltage with Respect to Ground......-0.5 V to +7.0 V Signal Voltages with Power Dissipation (Package Limitation)1.2 W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage. handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGES (Note 2)

(T _A) 0 to +70°C+5.0 V±10%
(T _A)55 to +125°C+5.0 V ±10%

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter	Parameter		Am	9150	Amt			
Symbol	Description	Test Condition	Min.	Max.	Min.	Max.	Unit	
Юн	Output HIGH Current	V _{OH} = 2.4 V		-4		-4		mA
IOL	Output LOW Current	V _{OL} = 0.4 V		12		12		mA
V _{IH}	Input HIGH Voltage		2.2	6.0	2.2	6.0	٧	
V _{IL}	Input LOW Voltage	1		-2.5	0.8	-2.5	0.8	٧
lix	Input Load Current	GND ≤ V _I ≤ V _{CC}		-10	10	-10	10	μА
loz	Output Leakage Current	GND ≤ V _O ≤ V _{CC} Output Disabled		- 10	10	-10	10	μΑ
Cį	Input Capacitance	Test Frequency = 1.0 MHz TA = 25°C, All Pins at 0 V, VCC = 5 V (Note 8)			5		5	ρF
Co	Output Capacitance				7		7	1 "
1		Max V _{CC} S ≤ V _{II} Output	COM'L.		180		130	
lcc	V _{CC} Operating Supply Current	Open Mil.			180		N/A	mA
los	Output Short Circuit Current	GND ≤ V _O ≤ V _{CC} (Notes	7, 8)	± 50	± 300	± 50	±300	mA

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.

Absolute Maximum Ratings are intended for user guidelines and are not tested.
 For test and correlation purposes, ambient temperature is defined as the "instant-ON" case temperature.
 Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified log/floh and 30 pF load capacitance. Output timing reference is 1.5 V.
 The internal write time of the memory is defined by the overlap of \$\frac{1}{2}\$ LOW and \$\W\$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing is referenced to the rising edge of the signal that terminates the write. \$\tilde{R}\$ must be HIGH.
 Transition is measured at 1.5 V on the inputs to V_{OH} - 500 mV and V_{OL} + 500 mV on the outputs using the load shown in \$\triangle L\$ under Switch on Test Circuits

Iransition is measured at 1.5 v on the inputs to V_{OH} - 500 mV and V_{OL} + 500 mV on the outputs using the load shown in B. under Switching Test Circuits.
 W and R are HiGH for read cycle.
 For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
 This parameter is not tested, but guaranteed by characterization.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

	Parameter Symbol		Parameter		Am9150-20		Am9150-25 Am91L50-25		Am9150-35 Am91L50-35		Am9150-45 Am91L50-45		
No.	Standard	Alternate	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
READ	CYCLE		•								•		
1	TAVAV	tac	Read Cycle Time (Note	6)	20		25		35		45		ns
2	TAVQV	t _{AA}	Address Access Time			20	i	25		35		45	ns
3	TSLQV	†ACS	Chip Select Access Tim	е		10		15		20		25	ns
4	TGLQV	lOE	Output Enable Access Time			10		15		20		25	ns
5	TSLQX	tCLZ	Chip Select LOW to Output in Low-Z (Notes 5, 8)		0		0		0		0		ns
6	TSHQZ	tснz	Chip Select HIGH to Ou Hi-Z (Notes 5, 8)		0	15	0	20	0	25	0	30	ns
7	TGLQX	10LZ	Output Enable LOW to (Low-Z (Note 5, 8)		0		0		0		0		ns
8	TGHQZ	tонz	Output Enable HIGH to Hi-Z (Notes 5, 8)	, '	0	15	0	20	0	25	0	30	ns
9	TAXQX	^t OHA	Output Hold after Address Change	COM'L.	3	<u> </u>	3		3		3		ns
			Address Change MIL.		1		1		1		1		
WRITE	CYCLE			_									
10	TAVAV	twc	Write Cycle Time (Note	<u> </u>	20		25		35		45		ns
11	TSLWH	tcw	Chip Select LOW to Write Enable HIGH		10		15		20		30		ns
12	TAVWH	taw	Address Valid to End of Write		15		20		30	<u> </u>	40		ns
13	TAVWL	tas	Address Valid to Beginning of Write		5		5		5		5		ns
14	TWLWH	twp	Write Pulse Width		10		15	<u> </u>	20		30		ns
15	TWHAX	twn	Address Hold after End of Write		5		5	ļ	5		5		ns
16	TDVWH	t _{DW}	Data in Valid to Write Enable HIGH		10		15		20		30		ns
17	TWHDX	tDH	Data Hold after End of Write		5	<u> </u>	5		5		5	<u> </u>	ns
18	TWLQZ	twz	Write Enable LOW to Output in Hi-Z (Notes 5, 8)		0	15	0	20	0	25	0	30	ns
19	TWHQX	łow	Write Enable HIGH to (Low-Z (Notes 5, 8)	Output in	0		0	·	٥		0	i	ns
RESET	CYCLE		_										
20	TAVAV	tarc .	Reset Cycle Time		40		50		70	ļ	90	<u> </u>	ns
21	TAVRL	^t RSA	Address Valid to Beginn Reset		0		l °		0	ļ	0		ns
22	TWHRL	trsw	Write Enable HIGH to 6 of Reset		0		0		0		0		ns
23	TSLRL	trscs	Chip Select LOW to Be Reset	ginning of	0		0		0		0		ns
24	TRLAH	tep	Reset Pulse Width		20		20	<u> </u>	30		40	1	ns
25	TRHSX	tancs	Chip Select Hold after End of Reset		0		0		0		0	ļ	ns
26	TRHWL	trhw	Write Enable Hold after Reset		20		30		40		50		ns
27	TRHAX	t _{RHA}	Address Hold after End		20	L	30	ļ	40	 	50	ļ	ns
28	TRLQZ	tanz	Reset LOW to Output in (Notes 5, 8)		0	15	0	20	0	25	0	35	ns
29	TRHQX	tRLZ	Reset HIGH to Output (Notes 5, 8)	in Low-Z	0	1	0	1	0	1	0	1	ns

Notes: See notes following DC Characteristics table.

4


RESET CYCLE

The reset cycle is initiated by $\overline{\mathbb{N}}$ going LOW for a time \geq t_{RP}, and is terminated by holding $\overline{\mathbb{N}}$ HIGH for a time \geq t_{RHA}. The addresses to the device must be stable during the RESET cycle time. The entire contents of the RAM will be reset to ZERO regardless of the address chosen during the cycle. The


control \overline{S} must be \leqslant V_{IL} maximum, and \overline{W} must be \geqslant V_{IH} minimum and it is recommended that \overline{G} be \geqslant V_{IH} minimum.

The reset cycle is normally associated with current spikes, both at VCC and GND as shown in the graph. To attenuate the current spikes, an external bypass capacitor (high frequency, 0.1 $\,\mu\text{F})$ for each Am9150 socket is recommended.


Typical I_{CC} and I_{GND} During a Reset Cycle




SWITCHING TEST CIRCUITS




SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS






Read Cycle

SWITCHING WAVEFORMS (Cont'd.)



Write Cycle



Reset Cycle