



## 2A Sink/Source Bus Termination Regulator


### Description

The AP1250CMP is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the JEDEC SSTL\_2 and SSTL\_18 or other specific interfaces such as HSTL, SCSI-2 and SCSI-3 etc. devices requirements. The regulator is capable of actively sinking or sourcing up to 2A while regulating an output voltage to within 40mV. The output termination voltage can be tightly regulated to track  $1/2V_{DDQ}$  by two external voltage divider resistors or the desired output voltage can be pro-programmed by externally forcing the REFEN pin voltage.

The AP1250CMP also incorporates a high-speed differential amplifier to provide ultra-fast response in line/load transient. Other features include extremely low initial offset voltage, excellent load regulation, current limiting in bi-directions and on-chip thermal shut-down protection.

The AP1250CMP are available in the ESOP-8 (Exposed Pad) surface mount packages.

### Pin Configuration



### Pin Description

Pin Name	Pin function
$V_{IN}$	Power Input
GND	Ground
$V_{CNTL}$	Gate Drive Voltage
REFEN	Reference Voltage input and Chip Enable
$V_{OUT}$	Output Voltage


### Features

- Ideal for DDR-I, DDR-II and DDR-III  $V_{TT}$  Applications
- Sink and Source 2A Continuous Current
- Integrated Power MOSFETs
- Generates Termination Voltage for SSTL\_2, SSTL\_18, HSTL, SCSI-2 and SCSI-3 Interfaces.
- High Accuracy Output Voltage at Full-Load
- Output Adjustment by Two External Resistors
- Low External Component Count
- Shutdown for Suspend to RAM (STR) Functionality with High-Impedance Output
- Current Limiting Protection
- On-Chip Thermal Protection
- Available in ESOP-8 (Exposed Pad) Packages
- $V_{IN}$  and  $V_{CNTL}$  No Power Sequence Issue
- RoHS Compliant and 100% Lead (Pb)-Free

### Application

- Desktop PCs, Notebooks, and Workstations
- Graphics Card Memory Termination
- Set Top Boxes, Digital TVs, Printers
- Embedded Systems
- Active Termination Buses
- DDR-I, DDR-II and DDR-III Memory Systems

### Block Diagram



**Absolute Maximum Rating** <sup>(1)</sup>

Parameter	Symbol	Value	Unit
Input Voltage	$V_{IN}$	6	V
Control Voltage	$V_{CNTL}$	6	V
Power Dissipation	$P_D$	Internally Limited	--
Storage Temperature Range	$T_S$	-65 to 150	°C
Lead Temperature (Soldering, 5 sec.)	$T_{LEAD}$	260	°C
Package Thermal Resistance	$\Theta_{JC}$	28	°C/W

**Operating Rating** <sup>(2)</sup>

Parameter	Symbol	Value	Units
Input Voltage	$V_{IN}$	2.5 to 1.5 $\pm 3\%$	V
Control Voltage	$V_{CNTL}$	5.5 or 3.3 $\pm 5\%$	V
Ambient Temperature	$T_A$	-40 to +85	°C
Junction Temperature	$T_J$	-40 to +125	°C

**Electrical Characteristics**

$V_{IN}=2.5V/1.8V/1.5V$ ,  $V_{CNTL}=3.3V$ ,  $V_{REFEN}=1.25V/0.9V/0.75V$ ,  $C_{OUT}=10\mu F$  (Ceramic)),  $T_A=25^\circ C$ , unless otherwise specified

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Input						
VCNTL Operation Current	ICNTL	IOUT=0A	--	1	2.5	mA
Standby Current	ISTBY	VREFEN < 0.2V (Shutdown),RLOAD = 180Ω	--	50	90	μA
Output (DDR / DDR II / DDR III)						
Output Offset Voltage <sup>(3)</sup>	VOS	IOUT= 0A	-20	--	+20	mV
Load Regulation <sup>(4)</sup>	Δ VLOAD	IOUT= +2A	-20	--	+20	
		IOUT= -2A				
Protection						
Current limit	ILIM		2.2	--	--	A
Thermal Shutdown Temperature	TSD	3.3V ≤ VCNTL ≤ 5V	125	170	--	℃
Thermal Shutdown Hysteresis	Δ TSD	3.3V ≤ VCNTL ≤ 5V	--	35	--	
REFEN Shutdown						
Shutdown Threshold	VIH	Enable	0.6	--	--	V
	VIL	Shutdown	--	--	0.2	

**Note 1:** Exceeding the absolute maximum rating may damage the device.

**Note 2:**  $V_{OS}$  offset is the voltage measurement defined as  $V_{OUT}$  subtracted from  $V_{REFEN}$

**Note 3:**  $V_{OS}$  offset is the voltage measurement defined as  $V_{OUT}$  subtracted from  $V_{REFEN}$ .

**Note 4:** Regulation is measured at constant junction temperature by using a 5ms current pulse. Devices are tested for load regulation in the load range from 0A to 2A.



### Application Information


#### Input Capacitor and Layout Consideration

Place the input bypass capacitor as close as possible to the AP1250CMP. A low ESR capacitor larger than 470uF is recommended for the input capacitor. Use short and wide traces to minimize parasitic resistance and inductance.

Inappropriate layout may result in large parasitic inductance and cause undesired oscillation between AP1250CMP and the preceding power converter.

#### Consideration while designs the resistance of voltage divider

Make sure the sinking current capability of pull-down NMOS if the lower resistance was chosen so that the voltage on V<sub>REFEN</sub> is below 0.2V. In addition, the capacitor and voltage divider form the lowpass filter. There are two reasons doing this design; one is for output voltage soft-start while another is for noise immunity.



#### Thermal Consideration

AP1250CMP regulators have internal thermal limiting circuitry designed to protect the device during overload conditions. For continued operation, do not exceed maximum operation junction temperature 125°C. The power dissipation definition in device is:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_Q$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \Theta_{JA}$$


Where  $T_{J(MAX)}$  is the maximum operation junction temperature 125°C,  $T_A$  is the ambient temperature and the  $\Theta_{JA}$  is the junction to ambient thermal resistance. The junction to ambient thermal resistance ( $\Theta_{JA}$  is layout dependent) for ESOP-8 package (Exposed Pad) is 75°C/W on standard JEDEC 51-7 (4 layers, 2S2P) thermal test board.

The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated by following formula:

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / 75^\circ\text{C/W} = 1.33\text{W}$$

The thermal resistance  $\Theta_{JA}$  of ESOP-8 (Exposed Pad) is determined by the package design and the PCB design. However, the package design has been decided. If possible, it's useful to increase thermal performance by the PCB design. The thermal resistance can be decreased by adding copper under the expose pad of ESOP-8 package. We have to consider the copper couldn't stretch infinitely and avoid the tin overflow.

## Application Diagram



$R_1 = R_2 = 100K\Omega$ ,  $R_{TT} = 50\Omega/33\Omega/25\Omega$


$C_{OUT, min} = 10\mu F$  (Ceramic) +  $1000\mu F$  under the worst case testing condition

$C_{SS} = 1\mu F$ ,  $C_{IN} = 470\mu F$  (Low ESR),  $C_{CNTL} = 47\mu F$



## ADVANCED POWER ELECTRONICS CORP.

### Package Outline : ESOP-8



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	5.80	6.00	6.20
B	4.80	4.90	5.00
C	3.80	3.90	4.00
D	0°	4°	8°
E	0.40	0.65	0.90
F	0.19	0.22	0.25
M	0.00	0.08	0.15
H	0.35	0.42	0.49
L	1.35	1.55	1.75
J	0.375 REF.		
K	45°		
G	1.27 TYP.		

#### NOTES:

(L/F 90°90) Thermal Pad Dimensions  $\square 2.25 \pm 0.1$

- 1.All Dimension Are In Millimeters.
- 2.Dimension Does Not Include Mold Protrusions.

### Part Marking Information & Packing : ESOP-8

