

2A Sink/Source Bus Termination Regulator


Description

The AP1250CMP is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the JEDEC SSTL 2 and SSTL 18 or other specific interfaces such as HSTL, SCSI-2 and SCSI-3 etc. devices requirements. The regulator is capable of actively sinking or sourcing up to 2A while regulating an output voltage to within 40mV. The output termination voltage cab be tightly regulated to track 1/2VDDQ by two external voltage divider resistors or the desired output voltage can be pro-grammed by externally forcing the REFEN pin voltage.

The AP1250CMP also incorporates a high-speed differential amplifier to provide ultra-fast response in line/load transient. Other features include extremely low initial offset voltage, excellent load regulation, current limiting in bi-directions and on-chip thermal shut-down protection.

The AP1250CMP are available in the ESOP-8 (Exposed Pad) surface mount packages.

Pin Configuration



Pin Description

Pin Name	Pin function			
V _{IN}	Power Input			
GND	Ground			
V _{CNTL}	Gate Drive Voltage			
REFEN	Reference Voltage input and Chip Enable			
V _{OUT}	Output Voltage			


Features

- Ideal for DDR-I, DDR-II and DDR-III V_{TT} Applications
- Sink and Source 2A Continuous Current
- Integrated Power MOSFETs
- Generates Termination Voltage for SSTL_2, SSTL
 18, HSTL, SCSI-2 and SCSI-3 Interfaces.
- High Accuracy Output Voltage at Full-Load
- Output Adjustment by Two External Resistors
- Low External Component Count
- Shutdown for Suspend to RAM (STR) Functionality with High-Impedance Output
- Current Limiting Protection
- On-Chip Thermal Protection
- Available in ESOP-8 (Exposed Pad) Packages
- V_{IN} and V_{CNTL} No Power Sequence Issue
- RoHS Compliant and 100% Lead (Pb)-Free

Application

- Desktop PCs, Notebooks, and Workstations
- Graphics Card Memory Termination
- Set Top Boxes, Digital TVs, Printers
- Embedded Systems
- Active Termination Buses
- DDR-I, DDR-II and DDR-III Memory Systems

Block Diagram



AP1250CMP



Absolute Maximum Rating (1)

Parameter	Symbol	Value	Unit
Input Voltage	V _{IN}	6	V
Control Voltage	V_{CNTL}	6	V
Power Dissipation	P_{D}	Internally Limited	
Storage Temperature Range	T _S	-65 to 150	°C
Lead Temperature (Soldering, 5 sec.)	T _{LEAD}	260	°C
Package Thermal Resistance	Θ _{JC}	28	°C/W

Operating Rating⁽²⁾

Parameter	Symbol	Value	Units
Input Voltage	V_{IN}	2.5 to 1.5 \pm 3%	V
Control Voltage	V_{CNTL}	5.5 or 3.3 \pm 5%	V
Ambient Temperature	T _A	-40 to +85	$^{\circ}\!\mathbb{C}$
Junction Temperature	TJ	-40 to +125	$^{\circ}$ C

Electrical Characteristics

 $V_{\text{IN}}\text{=}2.5\text{V}/1.8\text{V}/1.5\text{V}, \ V_{\text{CNTL}}\text{=}3.3\text{V}, \ V_{\text{REFEN}}\text{=}1.25\text{V}/0.9\text{V}/0.75\text{V}, \ C_{\text{OUT}}\text{=}10\mu\text{F (Ceramic))}, \ T_{\text{A}}\text{=}25^{\circ}\text{C}, \ unless \ otherwise \ specified \ the property of the property o$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units				
Input										
VCNTL Operation Current	I _{CNTL}	I _{OUT} =0A		1	2.5	mA				
Standby Current	I _{STBY}	V_{REFEN} < 0.2V (Shutdown), R_{LOAD} = 180 Ω		50	90	μΑ				
Output (DDR / DDR II / DDR III)										
Output Offset Voltage ⁽³⁾	Vos	I _{OUT} = 0A	-20		+20	mV				
Load Regulation ⁽⁴⁾	ΔV_{LOAD}	I _{OUT} = +2A	-20		+20					
		I _{OUT} = -2A								
Protection										
Current limit	I _{LIM}		2.2			Α				
Thermal Shutdown Temperature	T _{SD}	3.3V ≤ V _{CNTL} ≤ 5V	125	170		$^{\circ}\!\mathbb{C}$				
Thermal Shutdown Hysteresis	ΔT_{SD}	3.3V ≤ V _{CNTL} ≤ 5V		35						
REFEN Shutdown										
Shutdown Threshold	V _{IH}	Enable	0.6			V				
	V _{IL}	Shutdown			0.2					

Note 1: Exceeding the absolute maximum rating may damage the device.

Note 2: V_{OS} offset is the voltage measurement defined as V_{OUT} subtracted from V_{REFEN}

Note 3: V_{OS} offset is the voltage measurement defined as V_{OUT} subtracted from V_{REFEN} .

Note 4: Regulation is measured at constant junction temperature by using a 5ms current pulse. Devices are tested for load regulation in the load range from 0A to 2A.

Application Information


Input Capacitor and Layout Consideration

Place the input bypass capacitor as close as possible to the AP1250CMP. A low ESR capacitor larger than 470uF is recommended for the input capacitor. Use short and wide traces to minimize parasitic resistance and inductance.

Inappropriate layout may result in large parasitic inductance and cause undesired oscillation between AP1250CMP and the preceding power converter.

Consideration while designs the resistance of voltage divider

Make sure the sinking current capability of pull-down NMOS if the lower resistance was chosen so that the voltage on VREFEN is below 0.2V. In addition, the capacitor and voltage divider form the lowpass filter. There are two reasons doing this design; one is for output voltage soft-start while another is for noise immunity.



Thermal Consideration

AP1250CMP regulators have internal thermal limiting circuitry designed to protect the device during overload conditions. For continued operation, do not exceed maximum operation junction temperature 125℃. The power dissipation definition in device is:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{Q}$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_{A}) / \Theta J_{A}$$


Where T_J(MAX) is the maximum operation junction temperature 125℃, TA is the ambient temperature and the Θ JA is the junction to ambient thermal resistance. The junction to ambient thermal resistance (⊕ JA is layout dependent) for ESOP-8 package (Exposed Pad) is 75 °C /W on standard JEDEC 51-7 (4 layers, 2S2P) thermal test board. The maximum power dissipation at $T_A = 25^{\circ}\mathbb{C}$ can be calculated by following formula:

$$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 75^{\circ}C/W = 1.33W$$

The thermal resistance ⊕ JA of ESOP-8 (Exposed Pad) is determined by the package design and the PCB design. However, the package design has been decided. If possible, it's useful to increase thermal performance by the PCB design. The thermal resistance can be decreased by adding copper under the expose pad of ESOP-8 package. We have to consider the copper couldn't stretch infinitely and avoid the tin overflow.



Application Diagram



 $R_1 = R_2 = 100 \text{K}\Omega$, $R_{TT} = 50 \Omega/33 \Omega/25 \Omega$

 $C_{\text{OUT, min}}$ = 10 μF (Ceramic) + 1000 μF under the worst case testing condition

 C_{SS} = 1 μ F, C_{IN} = 470 μ F(Low ESR), C_{CNTL} = 47 μ F



ADVANCED POWER ELECTRONICS CORP.

NOM

6.00

4.90

3.90

4°

0.65

0.22

0.08

0.42

1.55

45°

MAX

6.20

5.00

4.00

8°

0.90


0.25

0.15

0.49

1.75

Package Outline: ESOP-8



Part Marking Information & Packing: ESOP-8

