



FLASH-ROM MODULE 2MByte (512K x 32-Bit) –68-Pin JLCC
Part No. HMF51232J4

GENERAL DESCRIPTION

The HMF51232J4 is a high-speed flash read only memory (FROM) module containing 524,288 words organized in a x32bit configuration. The module consists of four 512Kx 8 FROM mounted on a 68 -pin, JLCC FR4-printed circuit board. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine, which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0V flash or EPROM devices. Four chip enable inputs, (/CE1, /CE2, /CE3, /CE4) are used to enable the module 's 4 bytes independently. Output enable (/OE) and write enable (/WE) can set the memory input and output. When FROM module is disable condition, the module is becoming power standby mode, system designer can get low -power design. All module components may be powered from a single +5V DC power supply and all inputs and outputs are TTL-compatible.

FEATURES


- w Access time : 55,70, 90 and 120ns
- w High-density 2MByte design
- w High-reliability, low-power design
- w Single + 5V ± 0.5V power supply
- w Easy memory expansion
- w All inputs and outputs are TTL-compatible
- w FR4-PCB design
- w Low profile 68-pin JLCC
- w Minimum 1,000,000 write/erase cycle
- w Sector erases architecture
- w Sector group protection
- w Temporary sector group unprotection

OPTIONS MARKING

w Timing	
55ns access	-55
70ns access	-70
90ns access	-90
120ns access	-120


w Packages	
68-pin JLCC	J

PIN ASSIGNMENT



**68-pin JLCC
TOP VIEW**

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	/CE	/OE	/WE	DQ	ADDRESSES
READ	L	L	H	DOUT	AIN
WRITE	L	H	L	DIN	AIN
CMOS STANDBY	$V_{cc} \pm 0.5V$	X	X	HIGH-Z	X
TTL STANDBY	H	X	X	HIGH-Z	X
OUTPUT DISABLE	L	H	H	HIGH-Z	X

Note : X means don't care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING
Voltage with respect to ground all other pins	$V_{IN,OUT}$	-2.0V to +7.0V
Voltage with respect to ground V_{CC}	V_{CC}	-2.0V to +7.0V
Storage Temperature	T_{STG}	-65°C to +125°C
Operating Temperature	T_A	-55°C to +125°C

w Stresses greater than those listed under " Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP.	MAX
V_{CC} for $\pm 5\%$ device Supply Voltages	V_{CC}	4.75V		5.25V
V_{CC} for $\pm 10\%$ device Supply Voltages	V_{CC}	4.5V		5.5V
Ground	V_{SS}	0	0	0

DC AND OPERATING CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 0.5\text{V}$)

PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNITS
Input Leakage Current	$V_{CC}=V_{CC} \text{ max, } V_{IN}=\text{GND to } V_{CC}$	I_{L1}		± 1.0	μA
Output Leakage Current	$V_{CC}=V_{CC} \text{ max, } V_{OUT}=\text{GND to } V_{CC}$	I_{L0}		± 1.0	μA
Output High Voltage	$I_{OH} = -2.5\text{mA, } V_{CC} = V_{CC} \text{ min}$	V_{OH}	2.4		V
Output Low Voltage	$I_{OL} = 12\text{mA, } V_{CC} = V_{CC} \text{ min}$	V_{OL}		0.45	V
V_{CC} Active Current for Read(1)	$/\text{CE} = V_{IL}, /\text{OE}=V_{IH}$	I_{CC1}		12	mA
V_{CC} Active Current for Program or Erase(2)	$/\text{CE} = V_{IL}, /\text{OE}=V_{IH}$	I_{CC2}		40	mA
V_{CC} Standby Current	$/\text{CE}= V_{IH}$	I_{CC3}		1.0	mA
Low V_{CC} Lock-Out Voltage		V_{LKO}	3.2	4.2	V

Notes:

1. The I_{CC} current listed is typically less than 2mA/MHz, with $/\text{OE}$ at V_{IH} .
2. I_{CC} active while embedded algorithm (program or erase) is in progress
3. Maximum I_{CC} current specifications are tested with $V_{CC}=V_{CC} \text{ max}$

ERASE AND PROGRAMMING PERFORMANCE

PARAMETER	LIMITS			UNIT	COMMENTS
	MIN.	TYP.	MAX.		
Sector Erase Time	-	1	8	sec	Excludes 00H programming prior to erasure

Byte Programming Time	-	7	300	us	Excludes system-level overhead
Chip Programming Time	-	3.6	10.8	sec	Excludes system-level overhead

CAPACITANCE

PARAMETER SYMBOL	PARAMETER DESCRIPTION	TEST SETUP	TYP.	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0	4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8	12	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8	12	pF

Notes : Test conditions T_A = 25° C, f=1.0 MHz.

AC CHARACTERISTICS

Read Only Operations Characteristics

PARAMETER SYMBOLS		DESCRIPTION	TEST SETUP		-55	-90	UNIT
JEDEC	STANDARD						
t _{AVAV}	t _{RC}	Read Cycle Time		Min	55	90	ns
t _{AVQV}	t _{ACC}	Address to Output Delay	/CE = V _{IL} /OE = V _{IL}	Max	55	90	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	/OE = V _{IL}	Max	55	90	ns
t _{GLQV}	t _{OE}	Chip Enable to Output Delay		Max	30	35	ns
t _{EHQZ}	t _{DF}	Chip Enable to Output High-Z		Max	18	20	ns
t _{GHQZ}	t _{DF}	Output Enable to Output High-Z		Max	18	20	ns
t _{AXQX}	t _{QH}	Output Hold Time From Addresses, /CE or /OE, Whichever Occurs First		Min	0	0	ns

Notes : Test Conditions : Output Load : 1TTL gate and Output Load Capacitance 100 pF, in case of 55ns-30pF


Input rise and fall times : 5 ns , In case of 55ns-5ns

Input pulse levels : 0.45V to 2.4V, In case of 55ns- 0.0V-3.0V

Timing measurement reference level

Input : 0.8V, In case of 55ns-1.5V

Output : 2.0V, In case of 55ns-1.5V



Note : $C_L = 100\text{pF}$ including jig capacitance

u Erase/Program Operations

PARAMETER SYMBOLS		DESCRIPTION		-55	-90	UNIT
JEDEC	STANDARD					
t_{AVAV}	t_{WC}	Write Cycle Time	Min	55	90	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min	0	0	ns
t_{WLAX}	t_{AH}	Address Hold Time	Min	40	45	ns
t_{DVWH}	t_{DS}	Data Setup Time	Min	25	45	ns
t_{WHDX}	t_{DH}	Data Hold Time	Min	0	0	ns
	t_{OES}	Output Enable Setup Time	Min	0	0	ns
t_{GHWL}	t_{GHWL}	Read Recover Time Before Write	Min	0	0	ns
t_{ELWL}	t_{CS}	/CE Setup Time	Min	0	0	ns
t_{WHEH}	t_{CH}	/CE Hold Time	Min	0	0	ns
t_{WLWH}	t_{WP}	Write Pulse Width	Min	30	45	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High	Min	20	20	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ	7	7	μs
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note1)	Typ	1	1	sec
	t_{VCS}	Vcc set up time	Min	50	50	μs

Notes :

1. This does not include the preprogramming time
2. This timing is only for Sector Protect operations


U Erase/Program Operations

Alternate /CE Controlled Writes


PARAMETER SYMBOLS		DESCRIPTION		-55	-90	UNIT
JEDEC	STANDARD					
t _{AVAV}	t _{WC}	Write Cycle Time	Min	55	90	ns
t _{AVEL}	t _{AS}	Address Setup Time	Min	0	0	ns
t _{ELAX}	t _{AH}	Address Hold Time	Min	40	45	ns
t _{DVEH}	t _{DS}	Data Setup Time	Min	25	45	ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	0	0	ns
	t _{OES}	Output Enable Setup Time	Min	0	0	ns
t _{GHEL}	t _{GHEL}	Read Recover Time Before Write	Min	0	0	ns
t _{WLEL}	t _{WS}	/WE Setup Time	Min	0	0	ns
t _{EHWH}	t _{WH}	/WE Hold Time	Min	0	0	ns
t _{ELEH}	t _{CP}	/CE Pulse Width	Min	30	45	ns
t _{EHEL}	t _{CPH}	/CE Pulse Width High	Min	20	20	ns
t _{WHWH1}	t _{WHWH1}	Byte Programming Operation	Typ	7	7	μs
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note)	Typ	1	1	sec

Notes : This does not include the preprogramming time.


U READ OPERATIONS TIMING




U RESET TIMING




PROGRAM OPERATIONS TIMING




CHIP/SECTOR ERASE OPERATION TIMINGS




DATA# POLLING TIMES(DURING EMBEDDED ALGORITHMS)




TOGGLE# BIT TIMINGS (DURING EMBEDDED ALGORITHMS)




U SECTOR PROTECT UNPROTECT TIMEING DIAGRAM



U ALTERNATE CE# CONTROLLED WRITE OPERATING TIMINGS



PACKAGE DIMENSIONS



ORDERING INFORMATION

Part Number	Density	Org.	Package	Component Number	Vcc	SPEED
HMF51232J4-55	2MByte	512k×32bit	68Pin-JLCC	4EA	5.0V	55ns
HMF51232J4-70	2MByte	512k×32bit	68 Pin-JLCC	4EA	5.0V	70ns
HMF51232J4-90	2MByte	512k×32bit	68 Pin-JLCC	4EA	5.0V	90ns
HMF51232J4-120	2MByte	512k×32bit	68 Pin-JLCC	4EA	5.0V	120ns