# Standard Products ACT4435N Transceiver for $\mathbf{H} 009$ Specification 

June 18, 2004

A passion for performance.

## FEATURES

- ACT4435N Transceiver meets H009 data bus specifications
- Transmitter can be used to drive clock signal line
- Operates with $\pm 15$ Volts to $\pm 12$ Volts power supplies
- Direct replacement for CT1641 and CT1816 devices
- Voltage source output for higher bus drive power
- Plug-in and flat package available
- Monolithic construction using linear ASICs
- Processed and screened to MIL-STD-883 specs
- MIL-PRF-38534 compliant devices available
- Aeroflex is a Class H \& K MIL-PRF-38534 Manufacturer


ACT4435NFP/4435N

## GENERAL DESCRIPTION

The Aeroflex Laboratories transceiver model ACT4435N is a new generation monolithic transceiver which provide full compliance with Macair and MIL-STD-1553 data bus requirements
The model ACT4435N performs the front-end analog function of inputting and outputting data through a transformer to a H009 data bus.
The Design of these transceivers reflects particular attention to active filter performance. This results in low bit and word error rate with superior waveform purity and minimal zero crossover distortion. The ACT4435N active filter design has additional high frequency roll-off to provide the required low harmonic distortion waveform without increasing the pulse delay characteristics significantly.
Efficient transmitter electrical and thermal design provides low internal power dissipation and heat rise at high and well as low duty cycles. An optional receiver input threshold adjustment can be accomplished by the use of the "External Threshold" terminals.

## TRANSMITTER

The Transmitter section accepts bi-phase TTL data at the input and when coupled to the data bus with a 1:1 transformer, isolated on the transceiver side with two 35 Ohm bus terminating resistors, with the bus terminated by a 170 Ohm resistor the data bus signal produced is 20.0 Volts typical P-P at A-A' (See Figure 5). When both DATA and DATA inputs are held low or high, the transmitter output becomes a low impedance and signal is "removed" from the line. In addition, an overriding "INHIBIT" input returns the output to a high impedance state. A logic " 1 " applied to the "INHIBIT" takes priority over the condition of the data inputs and disables the transmitter (See Transmitter Logic Waveforms - Figure 1).
The transmitter utilizes an active filter to suppress harmonics above 1 MHz to meet H 009 specifications. The transmitter may be safely operated for an indefinite period at $100 \%$ duty cycle into a data bus short circuit.

## RECEIVER

The Receiver section accepts bi-phase differential data at the input and produces two TTL signals at the output. The outputs are DATA and $\overline{\mathrm{DATA}}$, and represent positive and negative excursions of the input beyond a pre-determined threshold (See Receiver Logic Waveforms Figure 2).
The internal threshold is nominally set to detect data bus signals exceeding 1.05 Volts P-P and reject signals less than 0.6 Volts P-P when used with a $1: 1$ turns ratio transformer (See Figure 5 for transformer data and typical connection). This threshold setting can be held by grounding the appropriate pins or modified with the use of external resistors.
A low level at the Strobe input inhibits the DATA and $\overline{\text { DATA }}$ outputs. If unused, a 2 K Ohm pull-up to +5 Volts is recommended.


Notes: 1. Data and DATA inputs must be complementry waveforms or $50 \%$ duty cycle average, with no delays between them, and in the same state during the off time (both high and low).
2. Region 1 ; no output signal, High Z state, (Receive Mode), Region 2; No Output signal, Low Z state, (Terminate Mode), Region 3, Transmitter signal on, low $Z$.

FIGURE 1 - TRANSMITTER LOGIC WAVEFORMS


Note: Waveforms shown are for normally low devices. For normally high receiver output level devices, the receiver outputs are swapped as shown by the dashed lines

FIGURE 2 - RECEIVER LOGIC WAVEFORMS

## ABSOLUTE MAXIMUM RATINGS

| Operating Case Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| :--- | :---: | :---: |
| Storage Case Temperature | $\pm 15 \mathrm{VDC}$ P.S. to $\pm 18 \mathrm{VDC}$ MAX | +5 VDC P.S. to +7 VDC |
| Power Supply Voltages | -0.3 V to +5.5 V |  |
| Logic Input Voltage | $\pm 40 \mathrm{~V}$ |  |
| Receiver Differential Input | $+150^{\circ} \mathrm{C}$ |  |
| Receiver Input Voltage (Common Mode) | $\pm 10 \mathrm{~V}$ |  |
| Driver Peak Output Current | 150 mA |  |
| Total Package Power Dissipation over the Full Operating <br> Case Temperature Range | 3.25 Watts |  |
| Maximum Junction to Case Temperature (100\% duty cycle) | $16.25^{\circ} \mathrm{C}$ |  |
| Junction-Case, Thermal Resistance | $5^{\circ} \mathrm{C} / \mathrm{W}$ |  |

ELECTRICAL CHARACTERISTICS - DRIVER SECTION
INPUT CHARACTERISTICS, TX DATA IN OR TX DATA IN

| Parameter | Condition | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| "0" Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | $\mathrm{I}_{\text {ILD }}$ | - | -0.2 | -0.4 | mA |
| "1" Input Current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ | $\mathrm{I}_{\text {IHD }}$ | - | 1 | 40 | $\mu \mathrm{~A}$ |
| "0" Input Voltage |  | $\mathrm{V}_{\text {ILD }}$ | - | - | 0.7 | V |
| "1" Input Voltage |  | $\mathrm{V}_{\text {IHD }}$ | 2.0 | - | - | V |

INHIBIT CHARACTERISTICS

| "0" Input Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ | $\mathrm{I}_{\text {ILI }}$ | - | -0.2 | -0.4 | mA |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| "1" Input Current | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{IHI}}$ | - | 1.0 | 40 | $\mu \mathrm{~A}$ |
| "0" Input Voltage |  | $\mathrm{V}_{\mathrm{ILI}}$ | - | - | 0.7 | V |
| "1" Input Voltage |  | $\mathrm{V}_{\mathrm{IHI}}$ | 2 | - | - | V |
| Delay from TX inhibit, $(0 \rightarrow 1)$ to inhibited output | Note 1 | $\mathrm{t}_{\mathrm{DXOFF}}$ | - | 200 | 500 | nS |
| Delay from TX inhibit, $(1 \rightarrow 0)$ to active output | Note 1 | $\mathrm{t}_{\mathrm{DXON}}$ | - | 250 | 700 | nS |
| Differential Output Noise, inhibit mode |  | $\mathrm{V}_{\text {NOI }}$ | - | 0.8 | 10 | mV p-p |
| Differential Output Impedance (inhibited $)$ | Note2 | $\mathrm{Z}_{\mathrm{OI}}$ | 10 K | - | - | $\Omega$ |

## OUTPUT CHARACTERISTICS

| Differential output level at point A-A' on <br> Figure 5 | $\mathrm{RL}=170 \Omega$ | $\mathrm{~V}_{\mathrm{O}}$ | 17 | 21 | 24 | V p-p |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise and fall times <br> $(10 \%$ to $90 \%$ of p-p output) |  | $\mathrm{t}_{\mathrm{r}}$ | 200 | - | 300 | nS |
| Output offset at point A-A' on Figure 5, $2.5 \mu \mathrm{~S}$ <br> after midpoint crossing of the last bit | $\mathrm{RL}=170 \Omega$ | $\mathrm{~V}_{\mathrm{OS}}$ | - | - | $\pm 265$ | mV peak |
| Delay from 50\% point of TX DATA or <br> TX DATA input to zero crossing of differential <br> signal (Note 1) |  | $\mathrm{t}_{\text {DTX }}$ | - | 270 | 400 | nS |

ELECTRICAL CHARACTERISTICS - RECEIVER SECTION

| Parameter | Condition | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Input Impedance (Note 1) | $\mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{Z}_{\mathbf{I N}}$ | 20 K | - | - | $\Omega$ |
| Differential Input Voltage Range |  | $\mathrm{V}_{\text {IDR }}$ | - | - | 40 | V p-p |
| Input Common Mode Voltage Range | Note 1 | $\mathrm{V}_{\text {ICR }}$ | 10 | - | - | V p-p |
| Common Mode Rejection Ratio | Point A-A on <br> Figure 5 | CMRR | 40 | - | - | dB |

STROBE CHARACTERISTICS (LOGIC " 0 " INHIBITS OUTPUT)

| "0" Input Current | $\mathrm{V}_{\mathrm{S}}=0.4 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{IL}}$ | - | -0.2 | -0.4 | mA |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| " 1 " Input Current | $\mathrm{V}_{\mathrm{S}}=2.7 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{IH}}$ | - | 1 | +40 | $\mu \mathrm{~A}$ |
| "0" Input Voltage |  | $\mathrm{V}_{\mathrm{IL}}$ | - | - | 0.7 | V |
| "1" Input Voltage |  | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | - | V |
| Strobe Delay (turn-on or turn-off) | $\mathrm{t}_{\mathrm{SD}(\mathrm{ON})}$ | - | - | 150 | nS |  |

## THRESHOLD CHARACTERISTICS (SINEWAVE INPUT )

| Internal Threshold Voltage <br> (Referred to the bus) Pins 6 and 11 to GND <br> For 4435N-701 only - Pins 6 and 11 to GND | $100 \mathrm{KHz}-1 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{TH}}$ | 0.60 | 0.80 | 1.15 | V P-P |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| External Threshold <br> Pins 6 \& 11 open, threshold settings resistors from Pin $5 \& 12$ to <br> ground; For RTH $=3 \mathrm{~K}$ mimumn to 10 K maximum | $\mathrm{R}_{\mathrm{TH}} / \mathrm{V}_{\mathrm{TH} 1}$ | - | 4000 | - | $\Omega / \mathrm{V}_{\text {P-P }}$ |  |

## OUTPUT CHARACTERISTICS, RX DATA AND RX DATA

| $" 1 "$ State | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OH}}$ | 2.5 | 3.6 | - | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| " 0 " State | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{OL}}$ | - | 0.35 | 0.5 | V |
| Delay, (average) from differential input zero <br> crossings to RX DATA and RX DATA output | $50 \%$ points | $\mathrm{t}_{\mathrm{DRX}}$ | - | 275 | 450 | nS |

POWER SUPPLY CURRENT


Notes:

1. Characteristics guaranteed by design, not production tested.
2. Measured at 1 mHz at point A-A', power on or off.
3. Specifications apply over the temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (case temperature) unless otherwise noted.
4. All typical values are measured at $+25^{\circ} \mathrm{C}$.

SCD4435N Rev B


* Rise and fall times measured at point A-A' in Fig 5

FIGURE 3 - TRANSMITTER (TX) OUTPUT WAVEFORM


FIGURE 5 - TYPICAL TRANSFORMER CONNECTION

*Offset measured at point A-A' in Fig 5

FIGURE 4 - TRANSMITTER (TX) OUTPUT OFFSET


FIGURE 6 - POWER DISSIPATION VS. DUTY CYCLE

| Model No. | DESC No. | Receiver Data level | Case | Specs. |
| :---: | :---: | :---: | :---: | :---: |
| ACT4435N | To Be Assigned | Normally High | Plug In | H009 |
|  |  | Normally High | Flat Pack |  |
| ACT4435N-FP |  | Normally High | Plug In | H009 <br> Commercial $\left(0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\right)$ |

## PACKAGE CONFIGURATIONS AND PINOUTS



Notes 1. Dimensions shown are in inches.
2. Pins are equally spaced at $0.100 \pm 0.002$ tolerance non-cumulative each row.


