ASD1000

## Octal Ultra Low Power 20/40/50/65/80MSPS 13-bit Analog-to-Digital Converter

## Features

- 20/40/50/65/80 MSPS maximum sampling rate
- Ultra Low Power Dissipation
- $23 \mathrm{~mW} /$ Channel at 20MSPS
- $\quad 35 \mathrm{~mW} /$ Channel at 40MSPS
- $41 \mathrm{~mW} /$ Channel at 50 MSPS
- $51 \mathrm{~mW} /$ Channel at 65 MSPS
- $\quad 59 \mathrm{~mW} /$ Channel at 80 MSPS
- 72.2 dB SNR at $8 \mathrm{MHz} \mathrm{F}_{\text {IN }}$
- $0.5 \mu \mathrm{~s}$ startup from Sleep, $15 \mu \mathrm{~s}$ from Power down
- Reduced power dissipation modes available
- 71.5 dB SNR at $8 \mathrm{MHz} \mathrm{F}_{\text {in }}$
- $\quad 34 \mathrm{~mW} /$ Channel at 50MSPS
- Internal reference circuitry with no external components required
- Coarse and fine gain control
- Internal offset correction
- 1.8 V supply voltage
- Serial LVDS output
- 12 and 14-bit output available
- Package alternatives
- $9 \mathrm{~mm} \times 9 \mathrm{~mm}, 64 \mathrm{pin}$ QFN
- $\quad 14 \mathrm{~mm} \times 14 \mathrm{~mm}, 80$ pin TQFP


## Applications

- Medical Imaging
- Wireless Infrastructure
- Test and Measurement
- Instrumentation


## Description

ASD1000 is a high performance low power octal analog-to-digital converter (ADC). The ADC is based on a proprietary structure and employs internal reference circuitry, a serial control interface and serial LVDS output data. Data and frame synchronization output clocks are supplied for data capture at the receiver.

Various modes and configuration settings can be applied to the ADC through the serial control interface (SPI). Each channel can be powered down independently and data format can be selected through this interface. A full chip idle mode can be set by a single external pin. Register settings determine the exact function of this external pin.

There are two options for the serial LVDS outputs, 12bit or 14-bit. In 12-bit mode, the LSB bit from the ADCs are removed in the output stream. In 14 -bit mode, a ' 0 ' is added in the LSB position.
ASD1000 is designed to easily interface with fieldprogrammable gate arrays (FPGAs) from several vendors.

The very low start up times for ASD1000 allows significant power reduction in duty-cycled systems, by utilizing the Sleep Modes or Power Down Mode when the receive path is idle.


Figure 1: Functional block diagram

## Table of Contents

Features ..... 1
Applications ..... 1
Description .....  1
Specifications .....  3
ASD1000L20 .....  4
ASD1000L40 .....  5
ASD1000L50 .....  6
ASD1000L65 .....  7
ASD1000L80 .....  8
Digital and Switching Specifications .....  9
Absolute Maximum Ratings ..... 10
Pin Configuration and Description ..... 11
64 Pin QFN ..... 11
80 Pin TQFP ..... 13
Serial Interface. ..... 15
Timing Diagram ..... 15
Start up Initialization ..... 15
Timing Diagrams. ..... 16
Serial Register Map ..... 17
Description of Serial Registers ..... 18
Software Reset. ..... 18
Power-Down Modes ..... 18
LVDS Drive Strength Programmability ..... 19
LVDS Internal Termination Programmability ..... 19
Analog Input Invert ..... 20
LVDS Test Patterns ..... 20
Programmable Gain ..... 21
LVDS Clock Programmability and Data Output Modes ..... 22
Number of Serial Output Bits and LVDS output timing ..... 23
Full-Scale Control ..... 23
Clock Frequency ..... 24
Performance Control ..... 24
Theory of Operation ..... 26
Recommended Usage ..... 26
Analog Input. ..... 26
Clock Input and Jitter Considerations. ..... 27
Package Mechanical Data. ..... 28
QFN64 ..... 28
TQFP80 ..... 29
Product Information ..... 30
Ordering information ..... 30
Datasheet Status ..... 30

## Specifications

$\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{OVDD}=1.8 \mathrm{~V}, 50 \mathrm{MSPS}$ clock, $50 \%$ clock duty cycle, -1 dBFS 8 MHz input signal, 14 bit output, unless otherwise noted

| Parameter | Description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC accuracy <br> No missing codes <br> Offset error <br> Gain error <br> Gain matching <br> DNL <br> INL <br> $V_{C M}$ | Offset error after internal digital offset correction <br> Gain matching between channels. $\pm 3$ sigma value at worst case conditions <br> Differential nonlinearity (12-bit level) <br> Integral nonlinearity (12-bit level) <br> Common mode voltage output | Guaranteed | 1 <br> $\pm 0.5$ <br> $\pm 0.2$ <br> $\pm 0.6$ <br> VAVDD/2 | $\pm 6$ | $\begin{aligned} & \text { LSB } \\ & \% \mathrm{FS} \\ & \% \mathrm{FS} \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| Analog Input <br> Input common mode <br> Full scale range <br> Input capacitance <br> Bandwidth | Analog input common mode voltage Differential input voltage range Differential input capacitance Input Bandwidth | $\text { VCM }-0.1$ $500$ | $\begin{aligned} & 2.0 \\ & 2 \end{aligned}$ | $\mathrm{VCM}^{+}+0.2$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{Vpp} \\ & \mathrm{pF} \\ & \mathrm{MHz} \end{aligned}$ |
| Power Supply <br> Analog Supply Voltage Digital Supply Voltage Digital Supply Voltage OVDD Supply Voltage | Digital and output driver supply voltage (up to 65 MSPS) <br> Digital and output driver supply voltage (above 65 MSPS) <br> Digital CMOS Input Supply Voltage | $\begin{aligned} & 1.7 \\ & 1.7 \\ & 1.8 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 1.8 \\ & 1.9 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \\ & 3.6 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \end{gathered}$ |
| Temperature <br> Operating Temperature | Operating free-air temperature | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

## ASD1000L20

$\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{OVDD}=1.8 \mathrm{~V}, 20 \mathrm{MSPS}$ clock, $50 \%$ clock duty cycle, -1 dBFS 8 MHz input signal, 14 bit output, unless otherwise noted

| Parameter | Description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Performance |  |  |  |  |  |
| SNR | Signal to Noise Ratio $\begin{aligned} & \mathrm{FIN}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 70 | $\begin{aligned} & 72.2 \\ & 71.5 \end{aligned}$ |  | dBFS <br> dBFS |
| SINAD | Signal to Noise and Distortion Ratio $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 69 | $\begin{aligned} & 71.5 \\ & 70.7 \end{aligned}$ |  | dBFS <br> dBFS |
| SFDR | Spurious Free Dynamic Range $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 75 | $\begin{aligned} & 82 \\ & 77 \end{aligned}$ |  | dBc <br> dBc |
| HD2 | Second order Harmonic Distortion $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 85 | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ |  | dBc <br> dBc |
| HD3 | Third order Harmonic Distortion $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 75 | 82 <br> 77 |  | dBc <br> dBc |
| ENOB | Effective number of Bits $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 11.6 \\ & 11.5 \end{aligned}$ |  | bits <br> bits |
| Crosstalk | Signal applied to 7 channels ( $\mathrm{F}_{\text {IN0 }}$ ). Measurement taken on one channel with full scale at $\mathrm{F}_{\text {IN1 } 1} . \mathrm{F}_{\text {IN } 1}=8 \mathrm{MHz}, \mathrm{F}_{\text {IN } 0}=9.9 \mathrm{MHz}$ |  | 95 |  | dBc |
| Power Supply |  |  |  |  |  |
| Analog Supply Current |  |  | 47 |  | mA |
| Digital Supply Current <br> Analog Power Dissipation | Digital and output driver supply |  | 54 <br> 84 |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mW} \end{aligned}$ |
| Digital Power Dissipation |  |  | 97 |  | mW |
| Total Power Dissipation |  |  | 180 |  | mW |
| Power Down Dissipation | Power down mode dissipation |  | 10 |  | $\mu \mathrm{W}$ |
| Sleep Mode Dissipation | Deep sleep mode power dissipation |  | 30 |  | mW |
| Sleep Channel Mode Dissipation | Power dissipation with all channels in sleep channel mode (Light sleep) |  | $46$ |  | $\mathrm{mW}$ |
| Sleep Channel Savings | Power dissipation savings per channel off |  |  |  | mW |
| Clock Inputs |  | 20 |  |  |  |
| Max. Conversion Rate <br> Min. Conversion Rate |  |  |  | 15 | MSPS MSPS |

ASD1000L40
$\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{OVDD}=1.8 \mathrm{~V}, 40 \mathrm{MSPS}$ clock, $50 \%$ clock duty cycle, -1 dBFS 8 MHz input signal, 14 bit output, unless otherwise noted

| Parameter | Description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Performance |  |  |  |  |  |
| SNR | Signal to Noise Ratio $\begin{aligned} & \mathrm{FiN}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 70 | $\begin{aligned} & 72.2 \\ & 71.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBFS} \\ & \mathrm{dBFS} \end{aligned}$ |
| SINAD | Signal to Noise and Distortion Ratio $\begin{aligned} & \mathrm{FIN}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 69 | $\begin{aligned} & 71.5 \\ & 70.7 \end{aligned}$ |  | dBFS <br> dBFS |
| SFDR | Spurious Free Dynamic Range $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\text {IN }}=30 \mathrm{MHz} \end{aligned}$ | 75 | 82 <br> 77 |  | dBc <br> dBc |
| HD2 | Second order Harmonic Distortion $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 85 | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ |  | dBc <br> dBc |
| HD3 | Third order Harmonic Distortion $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 75 | 82 <br> 77 |  | dBc <br> dBc |
| ENOB | Effective number of Bits $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 11.6 \\ & 11.5 \end{aligned}$ |  | bits bits |
| Crosstalk | Signal applied to 7 channels $\left(\mathrm{F}_{\text {ino }}\right)$. Measurement taken on one channel with full scale at $\mathrm{F}_{\text {IN } 1} . \mathrm{F}_{\text {IN } 1}=8 \mathrm{MHz}, \mathrm{F}_{\text {IN } 0}=9.9 \mathrm{MHz}$ |  |  |  |  |
| Power Supply |  |  |  |  |  |
| Analog Supply Current <br> Digital Supply Current <br> Analog Power <br> Digital Power <br> Total Power Dissipation <br> Power Down <br> Sleep Mode <br> Sleep Channel Mode <br> Sleep Channel Savings | Digital and output driver supply <br> Power down mode dissipation <br> Deep sleep mode power dissipation <br> Power dissipation with all channels in sleep channel mode (Light sleep) <br> Power dissipation savings per channel off |  | $\begin{aligned} & 90 \\ & 67 \\ & 162 \\ & 120 \\ & 280 \\ & 10 \\ & 41 \\ & 71 \\ & 26 \end{aligned}$ |  | mA <br> mA <br> mW <br> mW <br> mW <br> $\mu \mathrm{W}$ <br> mW <br> mW <br> mW |
| Clock Inputs <br> Max. Conversion Rate <br> Min. Conversion Rate |  | 40 |  | 20 | $\begin{aligned} & \text { MSPS } \\ & \text { MSPS } \end{aligned}$ |

ASD1000L50
$\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{OVDD}=1.8 \mathrm{~V}, 50 \mathrm{MSPS}$ clock, $50 \%$ clock duty cycle, -1 dBFS 8 MHz input signal, 14 bit output, unless otherwise noted

| Parameter | Description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Performance |  |  |  |  |  |
| SNR | Signal to Noise Ratio $\begin{aligned} & \mathrm{FIN}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 70 | $\begin{array}{\|l\|} 72.2 \\ 71.5 \end{array}$ |  | $\begin{aligned} & \mathrm{dBFS} \\ & \mathrm{dBFS} \end{aligned}$ |
| SINAD | Signal to Noise and Distortion Ratio $\begin{aligned} & \mathrm{FIN}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 69 | $\begin{aligned} & 71.5 \\ & 70.7 \end{aligned}$ |  | dBFS <br> dBFS |
| SFDR | Spurious Free Dynamic Range $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 75 | 82 $\mid 77$ |  | dBc <br> dBc |
| HD2 | Second order Harmonic Distortion $\begin{aligned} & \mathrm{F}_{\text {IN }}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\text {IN }}=30 \mathrm{MHz} \end{aligned}$ | 85 | $\begin{array}{\|l\|} 95 \\ 95 \end{array}$ |  | dBc <br> dBc |
| HD3 | Third order Harmonic Distortion $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 75 | 82 <br> 77 |  | dBc <br> dBc |
| ENOB | Effective number of Bits $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ |  | 11.6 <br> 11.5 |  | bits bits |
| Crosstalk | Signal applied to 7 channels ( $\mathrm{F}_{\text {IN0 }}$ ). Measurement taken on one channel with full scale at $\mathrm{F}_{\text {IN1 }} . \mathrm{F}_{\text {IN1 }}=8 \mathrm{MHz}, \mathrm{F}_{\text {IN } 0}=9.9 \mathrm{MHz}$ |  |  |  |  |
| Power Supply |  |  |  |  |  |
| Analog Supply Current <br> Digital Supply Current <br> Analog Power <br> Digital Power <br> Total Power Dissipation <br> Power Down <br> Sleep Mode <br> Sleep Channel Mode <br> Sleep Channel Savings | Digital and output driver supply <br> Power down mode dissipation <br> Deep sleep mode power dissipation <br> Power dissipation with all channels in sleep channel mode (Light sleep) <br> Power dissipation savings per channel off |  | $\begin{array}{\|l} 111 \\ 73 \\ 200 \\ 132 \\ 331 \\ 10 \\ 46 \\ 83 \\ 31 \end{array}$ |  | mA <br> mA <br> mW <br> mW <br> mW <br> $\mu \mathrm{W}$ <br> mW <br> mW <br> mW |
| Clock Inputs <br> Max. Conversion Rate <br> Min. Conversion Rate |  | 50 |  | 20 | MSPS <br> MSPS |

ASD1000L65
AVDD $=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{OVDD}=1.8 \mathrm{~V}, 65 \mathrm{MSPS}$ clock, $50 \%$ clock duty cycle, -1 dBFS 8 MHz input signal, 14 bit output, unless otherwise noted

| Parameter | Description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Performance |  |  |  |  |  |
| SNR | Signal to Noise Ratio $\begin{aligned} & \mathrm{FIN}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 70 | $\begin{aligned} & 72.2 \\ & 71.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBFS} \\ & \mathrm{dBFS} \end{aligned}$ |
| SINAD | Signal to Noise and Distortion Ratio $\begin{aligned} & \mathrm{FIN}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 69 | $\begin{aligned} & 71.5 \\ & 70.7 \end{aligned}$ |  | dBFS <br> dBFS |
| SFDR | Spurious Free Dynamic Range $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 75 | 82 <br> 77 |  | dBc <br> dBc |
| HD2 | Second order Harmonic Distortion $\begin{aligned} & \mathrm{F}_{\text {IN }}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\text {IN }}=30 \mathrm{MHz} \end{aligned}$ | 85 | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ |  | dBc <br> dBc |
| HD3 | Third order Harmonic Distortion $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 75 | 82 <br> 77 |  | dBc <br> dBc |
| ENOB | Effective number of Bits $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 11.6 \\ & 11.5 \end{aligned}$ |  | bits bits |
| Crosstalk | Signal applied to 7 channels ( $\mathrm{F}_{\text {IN0 }}$ ). Measurement taken on one channel with full scale at $\mathrm{F}_{\text {IN1 }} . \mathrm{F}_{\text {IN1 }}=8 \mathrm{MHz}, \mathrm{F}_{\text {IN } 0}=9.9 \mathrm{MHz}$ |  |  |  |  |
| Power Supply |  |  |  |  |  |
| Analog Supply Current <br> Digital Supply Current <br> Analog Power <br> Digital Power <br> Total Power Dissipation <br> Power Down <br> Sleep Mode <br> Sleep Channel Mode <br> Sleep Channel Savings | Digital and output driver supply <br> Power down mode dissipation <br> Deep sleep mode power dissipation <br> Power dissipation with all channels in sleep channel mode (Light sleep) <br> Power dissipation savings per channel off |  | $\begin{aligned} & 143 \\ & 83 \\ & 257 \\ & 149 \\ & 405 \\ & 10 \\ & 54 \\ & 103 \\ & 38 \end{aligned}$ |  | mA <br> mA <br> mW <br> mW <br> mW <br> $\mu \mathrm{W}$ <br> mW <br> mW <br> mW |
| Clock Inputs <br> Max. Conversion Rate <br> Min. Conversion Rate |  | 65 |  | 20 | MSPS <br> MSPS |

ASD1000L80
AVDD $=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{OVDD}=1.8 \mathrm{~V}, 65 \mathrm{MSPS}$ clock, $50 \%$ clock duty cycle, -1 dBFS 8 MHz input signal, 12 bit output, unless otherwise noted

| Parameter | Description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Performance |  |  |  |  |  |
| SNR | Signal to Noise Ratio $\begin{aligned} & \mathrm{FIN}=8 \mathrm{MHz} \\ & \mathrm{FIN}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 68.5 | $\begin{array}{\|l} 70.1 \\ 70 \end{array}$ |  | dBFS dBFS |
| SINAD | Signal to Noise and Distortion Ratio $\begin{aligned} & \mathrm{FIN}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 68 | $\begin{array}{\|l\|} 69.6 \\ 69.5 \end{array}$ |  | dBFS <br> dBFS |
| SFDR | Spurious Free Dynamic Range $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 74 | 77 <br> 76 |  | dBc <br> dBc |
| HD2 | Second order Harmonic Distortion $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 85 | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ |  | dBc <br> dBc |
| HD3 | Third order Harmonic Distortion $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ | 75 | $\begin{array}{\|l\|} 77 \\ 76 \end{array}$ |  | dBc <br> dBc |
| ENOB | Effective number of Bits $\begin{aligned} & \mathrm{F}_{\mathrm{IN}}=8 \mathrm{MHz} \\ & \mathrm{~F}_{\mathrm{IN}}=30 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 11.3 \\ & 11.3 \end{aligned}$ |  | bits bits |
| Crosstalk | Signal applied to 7 channels ( $\mathrm{F}_{\mathrm{IN} 0}$ ). Measurement taken on one channel with full scale at $\mathrm{F}_{\text {IN1 }} . \mathrm{F}_{\text {IN1 }}=8 \mathrm{MHz}, \mathrm{F}_{\text {IN } 0}=9.9 \mathrm{MHz}$ |  | 95 |  | dBc |
| Power Supply |  |  |  |  |  |
| Analog Supply Current <br> Digital Supply Current <br> Analog Power <br> Digital Power <br> Total Power Dissipation <br> Power Down <br> Sleep Mode <br> Sleep Channel Mode <br> Sleep Channel Savings | Digital and output driver supply <br> Power down mode dissipation <br> Deep sleep mode power dissipation <br> Power dissipation with all channels in sleep channel mode (Light sleep) <br> Power dissipation savings per channel off |  | $\begin{array}{\|l} 173 \\ 88 \\ 312 \\ 158 \\ 470 \\ 10 \\ 56 \\ 116 \\ 44 \end{array}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \mu \mathrm{~W} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \end{aligned}$ |
| Clock Inputs <br> Max. Conversion Rate <br> Min. Conversion Rate |  | 80 |  | 20 | $\begin{aligned} & \text { MSPS } \\ & \text { MSPS } \end{aligned}$ |

Digital and Switching Specifications
$\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{OVDD}=1.8 \mathrm{~V}$, unless otherwise noted

| Parameter | Description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Inputs <br> Duty Cycle <br> Compliance <br> Input range, diff <br> Input range, sine <br> Input range, CMOS <br> Input common mode <br> voltage <br> Input capacitance | Differential input swing <br> Differential input swing, sine wave clock input <br> Voltage input range CMOS (CLKN connected to ground) <br> Keep voltages within ground and voltage of OVDD <br> Differential | 20 <br> CMO $\begin{aligned} & +/-200 \\ & +/-800 \end{aligned}$ $0.3$ | LVDS, LV <br> Vovdd <br> 2 | 80 <br> ECL <br> Vovdd -0.3 | \% high mVpp mVpp V pF |
| Logic inputs (CMOS) <br> VHI <br> VHI <br> VLI <br> VLI <br> IHI <br> ILI <br> $\mathrm{C}_{\mathrm{I}}$ | High Level Input Voltage. Vovdd $\geq 3.0 \mathrm{~V}$ <br> High Level Input Voltage. Vovdd $=1.7 \mathrm{~V}-3.0 \mathrm{~V}$ <br> Low Level Input Voltage. Vovdd $\geq 3.0 \mathrm{~V}$ <br> Low Level Input Voltage. Vovdd $=1.7 \mathrm{~V}-3.0 \mathrm{~V}$ <br> High Level Input leakage Current <br> Low Level Input leakage Current <br> Input Capacitance | $\begin{aligned} & 2 \\ & 0.8 \cdot \text { VovDD } \\ & 0 \\ & 0 \end{aligned}$ | 3 | $\begin{aligned} & 0.8 \\ & 0.2 \cdot \text { VovDD } \\ & +/-10 \\ & +/-10 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| Data outputs (LVDS) <br> Compliance <br> Vout <br> $V_{C M}$ <br> Output coding | Differential output voltage <br> Output common mode voltage <br> Default/optional | Offse | $\quad$ LVDS 350 1.2 nary/ 2's com | lement | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{~V} \end{aligned}$ |
| Timing Characteristics <br> Aperture delay <br> Aperture jitter <br> $\mathrm{T}_{\mathrm{su}}$ <br> TsLPCH <br> TovR <br> $\mathrm{T}_{\text {LAT }}$ | Start up time from Power Down Mode and Deep Sleep Mode to Active Mode. References have reached $99 \%$ of final value. See section "Clock Frequency" <br> Start up time from Power Down Mode and Deep Sleep Mode to Active Mode in $\mu \mathrm{s}$. <br> Start up time from Sleep Channel Mode to Active Mode <br> Out of range recovery time <br> Pipeline delay | 260 | $\begin{array}{\|ll} 0.8 \\ <0.5 \\ & \\ 15 \\ 0.5 \\ 1 & \\ 14 \end{array}$ | 992 | ns <br> ps <br> clock cycles <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> clock <br> cycles <br> clock <br> cycles |
| LVDS Output Timing Characteristics <br> $t_{\text {data }}$ <br> $\mathrm{T}_{\text {PROP }}$ <br> Tedge <br> TCLKedge | LCLK to data delay time (excluding programmable phase shift) <br> Clock propagation delay. <br> LVDS bit-clock duty-cycle <br> Frame clock cycle-to-cycle jitter <br> Data rise- and fall time $20 \%$ to $80 \%$ <br> Clock rise- and fall time $20 \%$ to $80 \%$ | $\begin{aligned} & 7 * \mathrm{TLVDS}+ \\ & 2.6 \\ & 45 \end{aligned}$ | $\begin{aligned} & 250 \\ & 7 * \mathrm{TLVDS}^{+} \\ & 3.5 \\ & \\ & \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 7 * \text { TLVDS + } \\ & 4.2 \\ & 55 \\ & \\ & 2.5 \end{aligned}$ | ps ns \%LCLK cycle \%LCLK cycle ns ns |

## Absolute Maximum Ratings

Applying voltages to the pins beyond those specified in Table 1 could cause permanent damage to the circuit.
Table 1: Maximum voltage ratings

| Pin | Reference pin | Rating |
| :--- | :--- | :--- |
| AVDD | AVSS | -0.3 V to +2.3 V |
| DVDD | DVSS | -0.3 V to +2.3 V |
| OVDD | AVSS | -0.3 V to +3.9 V |
| AVSS / DVSS | DVSS / AVSS | -0.3 V to +0.3 V |
| Analog inputs and outputs | AVSS | -0.3 V to +2.3 V |
| CLKx | AVSS | -0.3 V to +3.9 V |
| LVDS outputs | DVSS | -0.3 V to +2.3 V |
| Digital inputs | DVSS | -0.3 V to +3.9 V |

Table 2 shows the maximum external temperature ratings.
Table 2: Maximum temperature ratings

| Operating temperature | -40 to $+85^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Storage temperature | -60 to $+150^{\circ} \mathrm{C}$ |
| Soldering profile qualification | $\mathrm{J}-$ STD- 020 |

This device can be damaged by ESD. Even though this product is protected with state-of-the-art ESD protection circuitry, damage may occur if the device is not handled with appropriate precautions. ESD damage may range from device failure to performance degradation. Analog circuitry may be more susceptible to damage as vary small parametric changes can result in specification noncompliance.

## Pin Configuration and Description

There are two package options: 64-pin QFN and 80-pin TQFP.

## 64 Pin QFN



Figure 2: Package diagram for 64 pin QFN

Table 3: Pin descriptions for 64 pin QFN

| PIN NAME | DESCRIPTION | PIN NUMBER | \# OF PINS |
| :---: | :--- | :---: | :---: |
| AVDD | Analog power supply, 1.8V | $49,50,57$ | 4 |
| OVDD | Digital CMOS Inputs supply voltage | 60 | 1 |
| AVSS | Analog ground | $3,6,9,37,40,43,46$ | 7 |
| IP1 | Positive differential input signal, channel 1 | 1 | 1 |
| IN1 | Negative differential input signal, channel 1 | 2 | 1 |
| IP2 | Positive differential input signal, channel 2 | 4 | 1 |
| IN2 | Negative differential input signal, channel 2 | 5 | 1 |
| IP3 | Positive differential input signal, channel 3 | 7 | 1 |
| IN3 | Negative differential input signal, channel 3 | 8 | 1 |
| IP4 | Positive differential input signal, channel 4 | 10 | 11 |
| IN4 | Negative differential input signal, channel 4 | 38 | 1 |
| IP5 | Positive differential input signal, channel 5 | 39 | 1 |
| IN5 | Negative differential input signal, channel 5 | 41 | 1 |
| IP6 | Positive differential input signal, channel 6 |  | 1 |


| PIN NAME | DESCRIPTION | PIN NUMBER | \# OF PINS |
| :---: | :---: | :---: | :---: |
| IN6 | Negative differential input signal, channel 6 | 42 | 1 |
| IP7 | Positive differential input signal, channel 7 | 44 | 1 |
| IN7 | Negative differential input signal, channel 7 | 45 | 1 |
| IP8 | Positive differential input signal, channel 8 | 47 | 1 |
| IN8 | Negative differential input signal, channel 8 | 48 | 1 |
| DVSS | Digital ground | 0, 12, 14, 36 | 4 |
| DVDD | Digital and I/O power supply, 1.8 V | 35 | 1 |
| PD | Power-down input. Activate after applying power in order to initialize the ADC correctly. Alternatively use the SPI power down feature | 13 | 1 |
| D1P | LVDS channel 1, positive output | 15 | 1 |
| D1N | LVDS channel 1, negative output | 16 | 1 |
| D2P | LVDS channel 2, positive output | 17 | 1 |
| D2N | LVDS channel 2, negative output | 18 | 1 |
| D3P | LVDS channel 3, positive output | 19 | 1 |
| D3N | LVDS channel 3, negative output | 20 | 1 |
| D4P | LVDS channel 4, positive output | 21 | 1 |
| D4N | LVDS channel 4, negative output | 22 | 1 |
| D5P | LVDS channel 5, positive output | 27 | 1 |
| D5N | LVDS channel 5, negative output | 28 | 1 |
| D6P | LVDS channel 6, positive output | 29 | 1 |
| D6N | LVDS channel 6, negative output | 30 | 1 |
| D7P | LVDS channel 7, positive output | 31 | 1 |
| D7N | LVDS channel 7, negative output | 32 | 1 |
| D8P | LVDS channel 8, positive output | 33 | 1 |
| D8N | LVDS channel 8, negative output | 34 | 1 |
| FCLKP | LVDS frame clock (1X), positive output | 23 | 1 |
| FCLKN | LVDS frame clock (1X), negative output | 24 | 1 |
| LCKP | LVDS bit clock, positive output | 25 | 1 |
| LCKN | LVDS bit clock, negative output | 26 | 1 |
| NC | Not connected | 51 | 1 |
| TP | Test pin, leave unconnected or connect to ground | 52 | 1 |
| VCM | Common mode output pin, $0.5 *$ AVDD | 53 | 1 |
| NC | Not connected | 54 | 1 |
| NC | Not connected | 55 | 1 |
| NC | Not connected | 56 | 1 |
| CLKP | Positive differential input clock | 58 | 1 |
| CLKN | Negative differential input clock. | 59 | 1 |
| CSN | Chip select enable. Active low | 61 | 1 |
| SDATA | Serial data input | 62 | 1 |
| SCLK | Serial clock input | 63 | 1 |
| RESETN | Reset SPI interface. Active low | 64 | 1 |

## 80 Pin TQFP



Table 4: Pin descriptions for 80 pin TQFP

| PIN NAME | DESCRIPTION | PIN NUMBER | \# OF PINS |
| :---: | :--- | :---: | :---: |
| AVDD | Analog power supply, 1.8V | $1,7,14,47,54,60,63,70$ | 8 |
| OVDD | Digital CMOS Inputs supply voltage | 75 | 1 |
| AVSS | Analog ground | $4,8,11,50,53,57,68,73,74,79,80$ | 11 |
| IP1 | Positive differential input signal, channel 1 | 2 | 1 |
| IN1 | Negative differential input signal, channel 1 | 3 | 1 |
| IP2 | Positive differential input signal, channel 2 | 5 | 1 |
| IN2 | Negative differential input signal, channel 2 | 6 | 1 |
| IP3 | Positive differential input signal, channel 3 | 9 | 1 |
| IN3 | Negative differential input signal, channel 3 | 10 | 1 |
| IP4 | Positive differential input signal, channel 4 | 12 | 13 |
| IN4 | Negative differential input signal, channel 4 | 48 | 1 |
| IP5 | Positive differential input signal, channel 5 | 49 | 1 |
| IN5 | Negative differential input signal, channel 5 | 51 | 1 |
| IP6 | Positive differential input signal, channel 6 |  | 1 |


| PIN NAME | DESCRIPTION | PIN NUMBER | \# OF PINS |
| :---: | :---: | :---: | :---: |
| IN6 | Negative differential input signal, channel 6 | 52 | \| |
| IP7 | Positive differential input signal, channel 7 | 55 | 1 |
| IN7 | Negative differential input signal, channel 7 | 56 | 1 |
| IP8 | Positive differential input signal, channel 8 | 58 | 1 |
| IN8 | Negative differential input signal, channel 8 | 59 | 1 |
| DVSS | Digital ground | 15, 17, 18, 26, 36, 43, 44, 46 | 8 |
| DVDD | Digital and I/O power supply, 1.8 V | 25, 35 | 2 |
| PD | Power-down input. Activate after applying power in order to initialize the ADC correctly. Alternatively use the SPI power down feature | 16 | 1 |
| LCKP | LVDS bit clock, positive output | 19 | 1 |
| LCKN | LVDS bit clock, negative output | 20 | 1 |
| D1P | LVDS channel 1, positive output | 21 | 1 |
| D1N | LVDS channel 1, negative output | 22 | 1 |
| D2P | LVDS channel 2, positive output | 23 | 1 |
| D2N | LVDS channel 2, negative output | 24 | 1 |
| D3P | LVDS channel 3, positive output | 27 | 1 |
| D3N | LVDS channel 3, negative output | 28 | 1 |
| D4P | LVDS channel 4, positive output | 29 | 1 |
| D4N | LVDS channel 4, negative output | 30 | 1 |
| D5P | LVDS channel 5, positive output | 31 | 1 |
| D5N | LVDS channel 5, negative output | 32 | 1 |
| D6P | LVDS channel 6, positive output | 33 | 1 |
| D6N | LVDS channel 6, negative output | 34 | 1 |
| D7P | LVDS channel 7, positive output | 37 | 1 |
| D7N | LVDS channel 7, negative output | 38 | 1 |
| D8P | LVDS channel 8, positive output | 39 | 1 |
| D8N | LVDS channel 8, negative output | 40 | 1 |
| FCLKP | LVDS frame clock (1X), positive output | 41 | 1 |
| FCLKN | LVDS frame clock (1X), negative output | 42 | 1 |
| RESETN | Reset SPI interface. Active low | 45 | 1 |
| TP | Test pin, leave unconnected or connect to ground | 61 | 1 |
| NC | Not connected | 62 | 1 |
| NC | Not connected | 64 | 1 |
| VCM | Common mode output pin, $0.5 * \mathrm{AVDD}$ | 65 | 1 |
| NC | Not connected | 66 | 1 |
| NC | Not connected | 67 | 1 |
| NC | Not connected | 69 | 1 |
| CLKP | Positive differential input clock | 71 | 1 |
| CLKN | Negative differential input clock. | 72 | 1 |
| CSN | Chip select enable. Active low | 76 | 1 |
| SDATA | Serial data input | 77 | 1 |
| SCLK | Serial clock input | 78 | 1 |

## Serial Interface

The ASD1000 configuration registers can be accessed through a serial interface formed by the pins SDATA (serial interface data), SCLK (serial interface clock) and CSN (chip select, active low). The following occurs when CSN is set low:

- Serial data are shifted into the chip
- At every rising edge of SCLK, the value present at SDATA is latched
- SDATA is loaded into the register every 24th rising edge of SCLK

Multiples of 24-bit words data can be loaded within a single active CSN pulse. If more than 24 bits are loaded into SDATA during one active CSN pulse, only the first 24 bits are kept. The excess bits are ignored. Every 24 -bit word is divided into two parts:

- The first eight bits form the register address
- The remaining 16 bits form the register data

Acceptable SCLK frequencies are from 20 MHz down to a few hertz. Duty-cycle does not have to be tightly controlled.

## Timing Diagram

Figure 4 shows the timing of the serial port interface. Table 5 explains the timing variables used in figure 4 .


Figure 4: Serial Port Interface timing

Table 5: Serial Port Interface timing definitions

| Parameter | Description | Minimum <br> value | Unit |
| :--- | :--- | :--- | :--- |
| $t_{c s}$ | Setup time between CSN and SCLK | 8 | ns |
| $t_{c h}$ | Hold time between CSN and SCLK | 8 | ns |
| $\mathrm{t}_{\mathrm{hi}}$ | SCLK high time | 20 | ns |
| $\mathrm{t}_{\mathrm{lo}}$ | SCLK low time | 20 | ns |
| $\mathrm{t}_{\mathrm{ck}}$ | SCLK period | 50 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Data setup time | 5 | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Data hold time | 5 | ns |

## Start up Initialization

Before ASD1000 can be used, the internal registers must be initialized to their default values and power down must be activated. This can be done immediately after applying supply voltage to the circuit. Register initialization can be done in one of two ways:

1. By applying a low-going pulse (minimum 20 ns ) on the RESETN pin (asynchronous).
2. By using the serial interface to set the 'rst' bit high. Internal registers are reset to default values when this bit is set. The 'rst' bit is self-reset to zero. When using this method, do not apply any low-going pulse on the RESETN pin.

Power down initialization can be done in one of two ways:

1. By applying a high-going pulse (minimum 20 ns ) on the PD pin (asynchronous).
2. By cycling the SPI register 0 Fhex 'pd' bit to high (reg value ' 0200 'hex) and then low (reg value ' 0000 'hex).

## Product Specification

## Timing Diagrams



Figure 5: LVDS timing 12 bit output, $D D R$ mode


Figure 6: LVDS timing 14 bit output, $D D R$ mode


Figure 7: LVDS timing 12 bit output, SDR mode


Figure 8: LVDS data timing, $D D R$ mode

## Serial Register Map

Table 6: Summary of functions supported by the serial interface

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| rst | Self-clearing software reset | Inactive |  |  |  | X | 00 |
| $\begin{aligned} & \text { pd_ch }<8: 1> \\ & \text { sleep } \\ & \text { pd } \\ & \text { pd_pin_cfg }<1: 0> \end{aligned}$ | Channel-specific power-down <br> Go to sleep-mode <br> Go to power-down <br> Configures the PD pin for sleepmodes | Inactive <br> Inactive <br> Inactive <br> PD pin configured for power-down mode |  |  | $\mathrm{X} \mathrm{X} \times \mathrm{X}$ | $\mathrm{x} \times \mathrm{x} \mathrm{X}$ | 0F |
| ilvds_lclk<2:0> <br> ilvds_frame<2:0> <br> ilvds_dat<2:0> | LVDS current drive programmability for LCLKP and LCLKN pins <br> LVDS current drive programmability for FCLKP and FCLKN pins <br> LVDS current drive programmability for output data pins | 3.5 mA drive <br> 3.5 mA drive <br> 3.5 mA drive |  | X X X | $\mathrm{X} \times \mathrm{X}$ | X X X | 11 |
| en_lvds_term <br> term_1clk<2:0> <br> term_frame $<2: 0>$ <br> term_dat<2:0> | Enables internal termination for LVDS buffers <br> Programmable termination for LCLKN and LCLKP buffers <br> Programmable termination for FCLKN and FCLKP buffers <br> Programmable termination for output data buffers | Termination disabled <br> Termination disabled <br> Termination disabled <br> Termination disabled | X <br> 1 <br> 1 <br> 1 | X X X | X X X | X X X | 12 |
| invert_ch<8:1> | Swaps the polarity of the analog input pins | IPx is positive input |  |  | X X X X | $\mathrm{X} \times \mathrm{X}$ X X | 24 |
| en_ramp <br> dual_custom_pat <br> single_custom_pat | Enables a repeating full-scale ramp pattern on the outputs <br> Enables the mode wherein the output toggles between two defined codes <br> Enables the mode wherein the output is a constant specified code | Inactive <br> Inactive <br> Inactive |  |  | $\begin{array}{lll} \mathrm{X} & 0 & 0 \\ 0 & X & 0 \\ 0 & 0 & X \end{array}$ |  | 25 |
| bits_custom1 <13:0> | Bits for the single custom pattern and for the first code of the dual custom pattern. $<0>$ is the LSB | Inactive | X X X X | X X X X | X X X X | X X | 26 |
| bits custom2 $<13: 0>$ | Bits for the second code of the dual custom pattern | Inactive | X X X X | X X X X | X X X X | X X | 27 |
| $\begin{aligned} & \text { gain_ch } 1<3: 0> \\ & \text { gain_ch2<3:0> } \\ & \text { gain_ch3<3:0> } \\ & \text { gain_ch4<3:0> } \end{aligned}$ | Programmable gain for channel 1 <br> Programmable gain for channel 2 <br> Programmable gain for channel 3 <br> Programmable gain for channel 4 | 0dB gain 0dB gain 0dB gain 0dB gain | $x \quad \mathrm{X} \quad \mathrm{X} \quad \mathrm{X}$ | X X X X | $\mathrm{X} \times \mathrm{X}$ X | $\mathrm{X} \times \mathrm{x} \mathrm{X}$ | 2 A |
| $\begin{aligned} & \text { gain_ch5<3:0> } \\ & \text { gain_ch6<3:0> } \\ & \text { gain_ch } 7<3: 0> \\ & \text { gain_ch8<3:0> } \end{aligned}$ | Programmable gain for channel 5 <br> Programmable gain for channel 6 <br> Programmable gain for channel 7 <br> Programmable gain for channel 8 | 0dB gain <br> 0dB gain <br> 0 dB gain <br> 0dB gain | $x \quad x \quad x \quad x$ | $x \quad \mathrm{x} \times \mathrm{x}$ | $\mathrm{X} \times \mathrm{X} \times \mathrm{X}$ | $\mathrm{X} \times \mathrm{x} \times$ | 2B |
| phase_ddr<1:0> | Controls the phase of LCLK output relative to data | 90 degrees |  |  | X X |  | 42 |
| pat_deskew <br> pat_sync | Enables deskew pattern mode <br> Enables sync pattern mode | Inactive Inactive |  |  |  | 0 X X 0 | 45 |

Product Specification

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address <br> In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| btc_mode | Binary two's complement format for ADC output data | Straight offset binary |  |  |  | X |  |
| msb_first | Serialized ADC output data comes out with MSB first | LSB-first output |  |  |  | X |  |
| en_sdr | Enable SDR output mode. LCLK becomes a 12X/14X input clock | DDR output mode |  |  | X |  | 46 |
| fall_sdr | Rising edge of LCLK comes in the middle of the data window in SDR mode | Rising edge | X |  | 1 |  |  |
| perfm_cntrl<2:0> ext_vcm_bc<1:0> | ADC performance control <br> VCM buffer driving strength control | Nominal Nominal |  |  |  | $x \times x$ | 50 |
| lvds_pd_mode | Controls LVDS power down mode | High z mode |  |  |  | X | 52 |
| lvds_num_bits | Sets the number of LVDS output bits | 12 bit |  |  |  | x |  |
| lvds_advance | Advance LVDS data bits and frame clock by one clock cycle | Inactive |  |  |  |  | 53 |
| lvds_delay | Delay LVDS data bits and frame clock by one clock cycle | Inactive |  |  |  |  |  |
| fs_cntrl<5:0> | Fine adjust ADC full scale range | 0\% change |  |  |  | $x \quad x \quad x \quad x$ | 55 |
| clk_freq<1:0> | Input clock frequency | 65 MHz |  |  |  | X X | 56 |

## Description of Serial Registers

## Software Reset

| Name |  | Description | Default | D15D14 D13 D12 D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | | Address |
| :---: |
| In Hex |

Setting the $r s t$ register bit to ' 1 ', resets all internal registers including the $r s t$ register bit itself.

## Power-Down Modes

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address <br> In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| pd_ch<8:1> sleep pd pd_pin_cfg<1:0> | Channel-specific power-down. <br> Go to sleep-mode. <br> Go to power-down. <br> Configures the PD pin for sleepmodes. | Inactive <br> Inactive <br> Inactive <br> PD pin configured for power-down mode |  | $\begin{array}{lll}  & \\ x & \\ x & \\ x \end{array}$ | $x \times x \times$ | $x \times x$ x | 0F |
| lvds_pd_mode | Controls LVDS power down mode | High z mode |  |  |  | X | 52 |

There are several ways to power down ASD1000, from sleep modes with short start up time to full power down with extremely low power dissipation. There are two sleep modes, both with the LVDS clocks (FCLK, LCLK) running, such that the synchronization with the receiver is maintained. The first is a light sleep mode ( $p d \_c h<8: 1>$ ) with short start up time, and the second a deep sleep mode (sleep) with the same start up time as full power down.
Setting pd_ch<n>= ' 1 ', sets channel $<n>$ of the ADC in sleep mode. This is a light sleep mode with short start up time.
Setting sleep $=$ ' 1 ', powers down all channels, but keeps FCLK and LCLK running to maintain LVDS synchronization. The start up time is the same as for complete power down. Power consumption is significantly lower than for setting pd_ch<8:1>='FFhex'.
Setting $p d=$ ' 1 ' completely powers down the chip, including the band-gap reference circuit. Start-up time from this mode is significantly longer than from the $p d_{-} c h<n>$ mode. The synchronization with the LVDS receiver is lost since LCLK and FCLK outputs are put in high-Z mode.
Setting pdn_pin_cfg<1:0>='x1' configures the circuit to enter sleep channel mode (all channels off) when the PD pin is set high. This is equal to setting $p d_{-} c h<8: 1>==^{\prime}$ FFhex'. The channels can not be powered down separately using the PD
pin. Setting pdn_pin_cfg<1:0> = '10' configures the circuit to enter (deep) sleep mode when PD pin is set high (equal to setting sleep $=$ ' 1 '. When pdn_pin_cfg $<1: 0>=$ ' 00 ', which is the default, the circuit enters power down mode when the PD pin is set high.

The $l v d s \_p d$ mode register configures whether the LVDS data output drivers are powered down or kept alive in sleep and sleep channel modes. LCLK and FCLK drivers are not affected by this register, and are always on in sleep and sleep channel modes. If $l v d s$ _pd_mode is set low (default), the LVDS output is put in high Z mode, and the driver is completely powered down. If $l v \overline{d s}$ _pd_mode is set high, the LVDS output is set to constant 0 , and the driver is still on during sleep and sleep channel modes.

LVDS Drive Strength Programmability

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address <br> In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ilvds_lclk<2:0> | LVDS current drive programmability for LCLKP and LCLKN pins. | 3.5 mA drive |  |  |  | $\mathrm{X} \times \mathrm{X}$ |  |
| ilvds_frame<2:0> | LVDS current drive programmability for FCLKP and FCLKN pins. | 3.5 mA drive |  |  | X X X |  | 11 |
| ilvds_dat<2:0> | LVDS current drive programmability for output data pins. | 3.5 mA drive |  | $\mathrm{X} \times \mathrm{X}$ |  |  |  |

The current delivered by the LVDS output drivers can be configured as shown in table 7 . The default current is 3.5 mA , which is what the LVDS standard specifies.
Setting the ilvds_lclk<2:0> register controls the current drive strength of the LVDS clock output on the LCLKP and LCLKN pins.

Setting the ilvds_frame $<2: 0>$ register controls the current drive strength of the frame clock output on the FCLKP and FCLKN pins.

Setting the ilvds_dat<2:0> register controls the current drive strength of the data outputs on the $\mathrm{D}[8: 1] \mathrm{P}$ and $\mathrm{D}[8: 1] \mathrm{N}$ pins.

Table 7: LVDS output drive strength for LCLK, FCLK and data

| ilvds_*<2:0> | LVDS drive strength |
| :---: | :---: |
| 000 | $3.5 \mathrm{~mA}($ default $)$ |
| 001 | 2.5 mA |
| 010 | 1.5 mA |
| 011 | 0.5 mA |
| 100 | 7.5 mA |
| 101 | 6.5 mA |
| 110 | 5.5 mA |
| 111 | 4.5 mA |

## LVDS Internal Termination Programmability

| Name | Description | Default | D15D14D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address <br> In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| en_lvds_term | Enables internal termination for LVDS buffers | Termination disabled | X |  |  |  |  |
| term_lclk<2:0> | Programmable termination for LCLKN and LCLKP buffers | Termination disabled | 1 |  |  | $\mathrm{X} \times \mathrm{X}$ |  |
| term_frame<2:0> | Programmable termination for FCLKN and FCLKP buffers | Termination disabled | 1 |  | $\mathrm{X} \times \mathrm{X}$ |  |  |
| term_dat<2:0> | Programmable termination for DxP and DxN buffers | Termination disabled | 1 | $\mathrm{X} \times \mathrm{X}$ |  |  |  |

The off-chip load on the LVDS buffers may represent a characteristic impedance that is not perfectly matched with the PCB traces. This may result in reflections back to the LVDS outputs and loss of signal integrity. This effect can be mitigated by enabling an internal termination between the positive and negative outputs of each LVDS buffer. Internal
termination mode can be selected by setting the en_lvds_term bit to ' 1 '. Once this bit is set, the internal termination values for the bit clock, frame clock, and data buffers can be independently programmed using sets of three bits. Table 8 shows how the internal termination of the LVDS buffers are programmed. The values are typical values and can vary by up to $\pm 20 \%$ from device to device and across temperature.

Table 8: LVDS output internal termination for LCLK, FCLK and data

| term_*<2:0> | LVDS Internal Termination |
| :---: | :---: |
| 000 | Termination disabled |
| 001 | $280 \Omega$ |
| 010 | $165 \Omega$ |
| 011 | $100 \Omega$ |
| 100 | $125 \Omega$ |
| 101 | $82 \Omega$ |
| 110 | $67 \Omega$ |
| 111 | $56 \Omega$ |

## Analog Input Invert

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address <br> In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| invert_ch<8:1> | Swaps the polarity of the analog input pins | IPx is positive input |  |  | X X X X | X X X X | 24 |

The IPx pin represents the positive analog input pin, and INx represents the negative (complementary) input. Setting the bits marked invert_ch<8:1> (individual control for each channel) causes the inputs to be swapped. INx would then represent the positive input, and IPx the negative input.

## LVDS Test Patterns

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address <br> In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| en_ramp | Enables a repeating full-scale ramp pattern on the outputs | Inactive |  |  | X 00 |  |  |
| dual_custom_pat | Enables the mode wherein the output toggles between two defined codes | Inactive |  |  | $0 \quad \mathrm{X} \quad 0$ |  | 25 |
| single_custom_pat | Enables the mode wherein the output is a constant specified code | Inactive |  |  | 0 0 X |  |  |
| bits_custom1 <13:0> | Bits for the single custom pattern and for the first code of the dual custom pattern. $<0>$ is the LSB | Inactive. | X $\quad \mathrm{X} \quad \mathrm{X} \quad \mathrm{X}$ | X X $\quad \mathrm{X}$ X | $\mathrm{X} \mathrm{X} \times \mathrm{X}$ | X X | 26 |
| bits_custom2 $<13: 0>$ | Bits for the second code of the dual custom pattern | Inactive. | X $\quad \mathrm{X} \quad \mathrm{X} \quad \mathrm{X}$ | X X X X | X X X X | X X | 27 |
| pat_deskew <br> pat_sync | Enables deskew pattern mode <br> Enables sync pattern mode | Inactive Inactive |  |  |  | 0 $\times$ $\times \quad 0$ | 45 |

To ease the LVDS synchronization setup of ASD1000, several test patterns can be set up on the outputs. Normal ADC data are replaced by the test pattern in these modes. Setting en_ramp to ' 1 ' sets up a repeating full-scale ramp pattern on all data outputs. The ramp starts at code zero and is increased 1LSB every clock cycle. It returns to zero code and starts the ramp again after reaching the full-scale code.
A constant value can be set up on the outputs by setting single_custom_pat to ' 1 ', and programming the desired value in bits_custom $1<13: 0>$. In this mode, bits_custom $1<13: 0>$ replaces the ADC data at the output, and is controlled by LSBfirst and MSB-first modes in the same way as normal ADC data are.
The device may also be made to alternate between two codes by programming dual_custom_ pat to ' 1 '. The two codes are the contents of bits_custom $1<13: 0>$ and bits_custom $2<13: 0>$. Two preset patterns can also be selected:

1. Deskew pattern: Set using pat_deskew, this mode replaces the ADC output with '01010101010101' (two LSBs
removed in 12 bit mode).
2. Sync pattern: Set using pat_sync, the normal ADC word is replaced by a fixed '11111110000000' word ('111111000000' in 12 bit mode)

Note: Only one of the above patterns should be selected at the same time.

## Programmable Gain

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address <br> In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { gain_ch1<3:0> } \\ & \text { gain_ch2<3:0> } \\ & \text { gain_ch3<3:0> } \\ & \text { gain_ch4<3:0> } \end{aligned}$ | Programmable gain for channel 1 <br> Programmable gain for channel 2 <br> Programmable gain for channel 3 <br> Programmable gain for channel 4 | 0dB gain <br> 0dB gain <br> 0dB gain <br> 0dB gain | X $\quad \mathrm{X} \quad \mathrm{X} \quad \mathrm{X}$ | X X X X | X X X X | $x \times x \times$ | 2 A |
| $\begin{aligned} & \text { gain_ch5<3:0> } \\ & \text { gain_ch6<3:0> } \\ & \text { gain_ch } 7<3: 0> \\ & \text { gain_ch } 8<3: 0> \end{aligned}$ | Programmable gain for channel 5 <br> Programmable gain for channel 6 <br> Programmable gain for channel 7 <br> Programmable gain for channel 8 | 0dB gain <br> 0dB gain <br> 0dB gain <br> 0dB gain | $\mathrm{X} \quad \mathrm{X} \quad \mathrm{X} \quad \mathrm{X}$ |  | $\mathrm{X} \times \mathrm{X}$ X | $\mathrm{X} \mathrm{X} \times \mathrm{X}$ | 2B |

ASD1000 includes a purely digital programmable gain option in addition to the Full-scale Control. The programmable gain of each channel can be individually set using four bits, indicated as gain_chx $<3: 0>$ for Channel x . The gain setting is coded in binary from 0 dB to 12 dB , as shown in Table 9.

Table 9: Gain setting for channels 1-8

| gain_chx<3:0> | Channel $\mathbf{x}$ Gain Setting |
| :---: | :---: |
| 0000 | 0 dB |
| 0001 | 1 dB |
| 0010 | 2 dB |
| 0011 | 3 dB |
| 0100 | 4 dB |
| 0101 | 5 dB |
| 0110 | 6 dB |
| 0111 | 7 dB |
| 1000 | 8 dB |
| 1001 | 9 dB |
| 1010 | 10 dB |
| 1011 | 11 dB |
| 1100 | 12 dB |
| 1101 | Do not use |
| 1110 | Do not use |
| 1111 | Do not use |

LVDS Clock Programmability and Data Output Modes

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address <br> In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| phase_ddr $<1: 0>$ | Controls the phase of LCLK output relative to data. | 90 degrees. |  |  | X X |  | 42 |
| btc_mode | Binary two's complement format for ADC output data. | Straight offset binary. |  |  |  | X |  |
| msb_first | Serialized ADC output data comes out with MSB first. | LSB-first output. |  |  |  | X |  |
| en_sdr | Enable SDR output mode. LCLK becomes a 12X input clock. | DDR output mode. |  |  | X |  | 46 |
| fall_sdr | Controls whether the LCLK rising or falling edge comes in the middle of the data window when operating in SDR mode. | Rising edge of LCLK comes in the middle of the data window. | X |  | 1 |  |  |

The output interface of ASD1000 is normally a DDR interface, with the LCLK rising and falling edge transitions in the middle of alternate data windows. The phase for LCLK can be programmed relative to the output frame clock and data bits using phase_ddr<1:0>. The LCLK phase modes are shown in figure 9. The default timing is identical to setting phase_dd $<1: 0>='^{\prime} 10$ '.


Figure 9: Phase programmability modes for LCLK

The device can also be made to operate in SDR mode by setting the en_sdr bit to ' 1 '. The bit clock (LCLK) is output at 12 x times the input clock in this mode, two times the rate in DDR mode. Depending on the state of fall_sdr, LCLK may be output in either of the two manners shown in Figure 10. As can be seen in Figure 10, only the LCLK rising (or falling) edge is used to capture the output data in SDR mode. The SDR mode is not recommended beyond 40 MSPS because the LCLK frequency becomes very high.


Figure 10: SDR interface modes
The default data output format is offset binary. Two's complement mode can be selected by setting the btc_mode bit to ' 1 ' which inverts the MSB.

The first bit of the frame (following the rising edge of FCLKP) is the LSB of the ADC output for default settings. Programming the msb first mode results in reverse bit order, and the MSB is output as the first bit following the FCLKP rising edge.

Number of Serial Output Bits and LVDS output timing

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | | Address |
| :--- |
| In Hex |

The ADC channels have 13 bits of resolution. There are two options for the serial LVDS outputs, 12 bits or 14 bits, selected by setting $l v d s \_n u m \quad$ bits to ' 0 ' or ' 1 ', respectively. In 12 bits mode, the LSB bit from the ADCs are removed in the output stream. In $\overline{4}$ bit mode, a ' 0 ' is added in the LSB position. Power down mode must be activated after or during a change in the number of output bits.

To ease timing in the receiver when using multiple ADC chips, ASD1000 has the option to adjust the timing of the output data and the frame clock. The propagation delay with respect to the ADC input clock can be moved one LVDS clock cycle forward or backward, by using lvds_delay and lvds_advance, respectively. See figure 11 for details. Note that LCLK is not affected by $l v d s \_d e l a y$ or $l v d s \_a d v a n c e ~ s e t t i n g s . ~$


Figure 11: LVDS output timing adjustment

## Full-Scale Control

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address <br> In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fs_cntrl<5:0> | Fine adjust ADC full scale range | 0\% change |  |  | X X | $\mathrm{X} \times \mathrm{X} \times$ | 55 |

The full-scale voltage range of ASD1000 can be adjusted using an internal 6-bit DAC controlled by the $f_{s} \_$cntrl register. Changing the value in the register by one step, adjusts the full-scale range by approximately $0.3 \%$. This leads to a maximum range of $\pm 10 \%$ adjustment. Table 10 shows how the register settings correspond to the full-scale range. Note that the values for full-scale range adjustment are approximate. The DAC is, however, guaranteed to be monotonous.
The full-scale control and the programmable gain features differ in two major ways:

1. The full-scale control feature controls the full-scale voltage range in an analog fashion, whereas the programmable gain is a digital feature.
2. The programmable gain feature has much coarser gain steps and larger range than the full-scale control.

Table 10: Register values with corresponding change in full-scale range

| fs_cntrl<5:0> | Full-scale range adjustment |
| :---: | :---: |
| 111111 | $+9.7 \%$ |
| 111110 | $+9.4 \%$ |
| $\ldots$ | $\ldots$ |
| 100001 | $+0.3 \%$ |
| 100000 | $+0 \%$ |
| 011111 | $-0.3 \%$ |
| $\ldots$ | $\ldots$ |
| 000001 | $-9.7 \%$ |
| 000000 | $-10 \%$ |

## Clock Frequency

| Name | Description | Default | D15D14D13D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address <br> In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| clk_freq<1:0> | Input clock frequency | $50-80 \mathrm{MHz}$ |  |  | X | 56 |  |

To optimize start up time, a register is provided where the input clock frequency can be set. Some internal circuitry have start up times that are clock frequency independent. Default counter values are set to accommodate these start up times at the maximum clock frequency. This will lead to increased start up times at low clock frequency. Setting the value of this register to the nearest higher clock frequency will reduce the count values of the internal counters, to better fit the actual start up time, such that the start up time will be reduced. The start up times from Power Down mode and Deep Sleep mode are changed by this register setting.

Table 11: Clock frequency settings

| clk_freq <br> $<\mathbf{1}: \mathbf{0} \boldsymbol{>}$ | Clock frequency range | Startup delay <br> (clock cycles) | Startup delay <br> $(\boldsymbol{\mu s})$ |
| :---: | :---: | :---: | :---: |
| 00 | $50-80 \mathrm{MHz}$ | 992 | $12.4-19.8$ |
| 01 | $32,5-50 \mathrm{MHz}$ | 640 | $12.8-19.7$ |
| 10 | $20-32,5 \mathrm{MHz}$ | 420 | $12.9-21$ |
| 11 | $15-20 \mathrm{MHz}$ | 260 | $13-17.3$ |

## Performance Control

| Name | Description | Default | D15D14 D13 D12 | D11 D10 D9 D8 | D7 D6 D5 D4 | D3 D2 D1 D0 | Address In Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| perfm_cntrl<2:0> ext_vcm_bc $<1: 0>$ | ADC performance control <br> VCM buffer driving strength control | Nominal <br> Nominal |  |  | X X |  | 50 |

There are two registers that impact performance and power dissipation.
The perfm_cntrl register adjusts the performance level of the ADC core. If full performance is required, the nominal setting must be used. The lowest code can be used in situations where power dissipation is critical and performance is less important. For most conditions the performance at the minimum setting will be similar to nominal setting. However, only 11 bit performance can be expected at worst case conditions. The power dissipation savings shown in table 12 are only approximate numbers for the ADC current alone.

Table 12: Performance control settings

| perfm_cntrl<2:0> | Analog power dissipation |
| :--- | :--- |
| 100 | $-40 \%$ (lower performance) |
| 101 | $-30 \%$ |
| 110 | $-20 \%$ |
| 111 | $-10 \%$ |
| 000 (default) | Nominal |
| 001 | Do not use |
| 010 | Do not use |
| 011 | Do not use |

The ext_vcm_bc register controls the driving strength in the buffer supplying the voltage on the VCM pin. If this pin is not in use, the buffer can be switched off. If current is drawn from the VCM pin, the driving strength can be increased to keep the voltage on this pin at the correct level.

Table 13: External common mode voltage buffer driving strength

| ext_vem_bc<1:0> | VCM buffer driving strength |
| :---: | :--- |
| 00 | Off (VCM floating) |
| 01 (default) | Low |
| 10 | High |
| 11 | Max |

## Theory of Operation

ASD1000 is an 8-channel, high-speed, CMOS ADC. The 13 bits given out by each channel are serialized to 12 or 14 bits and sent out on a single pair of pins in LVDS format. All eight channels of ASD1000 operate from one clock input, which can be differential or single ended. The sampling clocks for each of the eight channels are generated from the clock input using a carefully matched clock buffer tree. The $12 \mathrm{x} / 14 \mathrm{x}$ clock required for the serializer is generated internally from FCLK using a phase-locked loop (PLL). A 6x/7x and 1 x clock are also output in LVDS format, along with the data to enable easy data capture. ASD1000 uses internally generated references. The differential reference value is 1 V . This results in a differential input of -1 V to correspond to the zero code of the ADC, and a differential input of +1 V to correspond to the full-scale code (code 8191).

The ADC employs a pipelined converter architecture. Each stage feeds its output data into the digital error correction logic, ensuring excellent differential linearity and no missing codes at 13-bit level.

ASD1000 operates from two sets of supplies and grounds. The analog supply and ground set is identified as AVDD and AVSS, while the digital set is identified by DVDD and DVSS.

## Recommended Usage

## Analog Input

The analog input to ASD1000 is a switched capacitor track-and-hold amplifier optimized for differential operation. Operation at common mode voltages at mid supply is recommended even if performance will be good for the ranges specified. The VCM pin provides a voltage suitable as common mode voltage reference. The internal buffer for the VCM voltage can be switched off, and driving capabilities can be changed programming the ext_vcm_bc $<1: 0>$ register.


Figure 12: Input configuration
Figure 12 shows a simplified drawing of the input network. The signal source must have sufficiently low output impedance to charge the sampling capacitors within one clock cycle. A small external resistor (e.g. 22 ohm) in series with each input is recommended as it helps reducing transient currents and dampens ringing behavior. A small differential shunt capacitor at the chip
side of the resistors may be used to provide dynamic charging currents and may improve performance. The resistors form a low pass filter with the capacitor, and values must therefore be determined by requirements for the application.

## DC-Coupling

Figure 13 shows a recommended configuration for DCcoupling. Note that the common mode input voltage must be controlled according to specified values. Preferably, the CM_EXT output should be used as reference to set the common mode voltage.


Figure 13: DC coupled input
The input amplifier could be inside a companion chip or it could be a dedicated amplifier. Several suitable single ended to differential driver amplifiers exist in the market. The system designer should make sure the specifications of the selected amplifier is adequate for the total system, and that driving capabilities comply with ASD1000 input specifications.

Detailed configuration and usage instructions must be found in the documentation of the selected driver, and the values given in figure 13 must be varied according to the recommendations for the driver.

## AC-Coupling



Figure 14: Transformer coupled input
A signal transformer or series capacitors can be used to make an AC-coupled input network. Figure 14 shows a recommended configuration using a transformer. Make sure that a transformer with sufficient linearity is selected, and that the bandwidth of the transformer is appropriate. The bandwidth should exceed the sampling rate of the ADC with at least a factor of 10 . It is also important to minimize phase mismatch between the differential ADC inputs for good HD2 performance. This type of transformer coupled input is the preferred configuration for high frequency signals as most
differential amplifiers do not have adequate performance at high frequencies. Magnetic coupling between the transformers and PCB traces may impact channel crosstalk, and must hence be taken into account during PCB layout.

If the input signal is traveling a long physical distance from the signal source to the transformer (for example a long cable), kick-backs from the ADC will also travel along this distance. If these kick-backs are not terminated properly at the source side, they are reflected and will add to the input signal at the ADC input. This could reduce the ADC performance. To avoid this effect, the source must effectively terminate the ADC kick-backs, or the traveling distance should be very short. If this problem could not be avoided, the circuit in figure 16 can be used.


Figure 15: AC coupled input
Figure 15 shows AC-coupling using capacitors. Resistors from the CM_EXT output, $\mathrm{R}_{\mathrm{CM}}$, should be used to bias the differential input signals to the correct voltage. The series capacitor, $\mathrm{C}_{\mathrm{I}}$, form the high-pass pole with these resistors, and the values must therefore be determined based on the requirement to the high-pass cut-off frequency.
Note that Start Up Time from Sleep Mode and Power Down Mode will be affected by this filter as the time required to charge the series capacitors is dependent on the filter cut-off frequency.

If the input signal has a long traveling distance, and the kick-backs from the ADC are not effectively terminated at the signal source, the input network of figure 16 can be used. The configuration in figure 16 is designed to attenuate the kickback from the ADC and to provide an input impedance that looks as resistive as possible for frequencies below Nyquist.


Figure 16: Alternative input network

Values of the series inductor will however depend on board design and conversion rate. In some instances a shunt capacitor in parallel with the termination resistor (e.g. 33 pF ) may improve ADC performance further. This capacitor attenuate the ADC kick-back even more, and minimize the kicks traveling towards the source. However, the impedance match seen into the transformer becomes worse.

## Clock Input and Jitter Considerations

Typically high-speed ADCs use both clock edges to generate internal timing signals. In ASD1000 only the rising edge of the clock is used. Hence, input clock duty cycles between $20 \%$ and $80 \%$ are acceptable.

The input clock can be supplied in a variety of formats. The clock pins are AC-coupled internally, hence a wide common mode voltage range is accepted. Differential clock sources such as LVDS, LVPECL or differential sine wave can be connected directly to the input pins. For CMOS inputs, the CLKN pin should be connected to ground, and the CMOS clock signal should be connected to CLKP. For differential sine wave clock input the amplitude must be at least +/- 0.8 Vpp. No additional configuration is needed to set up the clock source format.
The quality of the input clock is extremely important for high-speed, high-resolution ADCs. The contribution to SNR from clock jitter with a full scale signal at a given frequency is shown in equation 1.

$$
\begin{equation*}
S N R_{\text {jitter }}=20 \cdot \log \left(2 \cdot \pi \cdot f_{I N} \cdot \epsilon_{t}\right) \tag{1}
\end{equation*}
$$

where $f_{I N}$ is the signal frequency, and $\varepsilon_{t}$ is the total rms jitter measured in seconds. The rms jitter is the total of all jitter sources including the clock generation circuitry, clock distribution and internal ADC circuitry.
For applications where jitter may limit the obtainable performance, it is of utmost importance to limit the clock jitter. This can be obtained by using precise and stable clock references (e.g. crystal oscillators with good jitter specifications) and make sure the clock distribution is well controlled. It might be advantageous to use analog power and ground planes to ensure low noise on the supplies to all circuitry in the clock distribution. It is of utmost importance to avoid crosstalk between the ADC output bits and the clock and between the analog input signal and the clock since such crosstalk often results in harmonic distortion.

The jitter performance is improved with reduced rise and fall times of the input clock. Hence, optimum jitter performance is obtained with LVDS or LVPECL clock with fast edges. CMOS and sine wave clock inputs will result in slightly degraded jitter performance.

If the clock is generated by other circuitry, it should be re-timed with a low jitter master clock as the last operation before it is applied to the ADC clock input.

Package Mechanical Data
QFN64


Table 14: QFN64 Dimensions

| Symbol | Millimeter |  |  | Inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 0.9 |  |  | 0.035 |
| A1 | 0.00 | 0.01 | 0.05 | 0.00 | 0.0004 | 0.002 |
| A2 |  | 0.65 | 0.7 |  | 0.026 | 0.028 |
| A3 |  | 0.2 REF |  |  | . 008 REF |  |
| b | 0.2 | 0.25 | 0.3 | 0.008 | 0.010 | 0.012 |
| D |  | 9.00 bsc |  |  | 0.354 bsc |  |
| D1 |  | 8.75 bsc |  |  | 0.344 bsc |  |
| D2 | 5.0 | 5.2 | 5.4 | 0.197 | 0.205 | 0.213 |
| L | 0.3 | 0.4 | 0.5 | 0.012 | 0.016 | 0.020 |
| e |  | 0.50 bsc |  |  | 0.020 bsc |  |
| ©1 | $0^{\circ}$ |  | $12^{\circ}$ | $0^{\circ}$ |  | $12^{\circ}$ |
| F | 1.3 |  |  | 0.05 |  |  |
| G | 0.24 | 0.42 | 0.6 | 0.0096 | 0.0168 | 0.024 |

## TQFP80



Table 15: TQFP80 Dimensions

| Symbol | Millimeter |  |  | Inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 1.2 |  |  | 0.047 |
| A1 | 0.05 |  | 0.15 | 0.002 |  | 0.006 |
| A2 | 0.95 | 1.00 | 1.05 | 0.037 | 0.039 | 0.041 |
| D |  | 14.00 bsc |  |  | 0.551 bsc |  |
| D1 |  | 12.00 bsc |  |  | 0.472 bsc |  |
| D2 |  | 9.50 |  |  | 0.374 |  |
| e |  | 0.50 bsc |  |  | 0.020 bsc |  |
| b | 0.17 | 0.20 | 0.27 | 0.007 | 0.008 | 0.011 |
| c | 0.09 |  | 0.20 | 0.004 |  | 0.008 |
| $\Theta$ | $0^{\circ}$ | $3.5{ }^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5{ }^{\circ}$ | $7^{\circ}$ |
| -1 | $0^{\circ}$ |  |  | $0^{\circ}$ |  |  |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |
| L1 |  | 1.00 ref |  |  | 0.039 ref |  |
| S | 0.20 |  |  | 0.008 |  |  |

## Product Information

| Product | Status | Datasheet revision | Date |
| :--- | :--- | :--- | :--- |
| ASD1000 | Product Specification | v3.1 | 2010.03 .05 |

## Ordering information

| Model | Temp. range | Package type | Package drawing | MSL, Peak temp (1) | Transport Media |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ASD1000L80-INT | -40 to $+85^{\circ} \mathrm{C}$ | 64 pin QFN | QFN64 | Level 2A | Tray |
| ASD1000L80-IPT | -40 to $+85^{\circ} \mathrm{C}$ | 80 pin TQFP | TQFP80 | Level 3 | Tray |
| ASD1000L65-INT | -40 to $+85^{\circ} \mathrm{C}$ | 64 pin QFN | QFN64 | Level 2A | Tray |
| ASD1000L65-IPT | -40 to $+85^{\circ} \mathrm{C}$ | 80 pin TQFP | TQFP80 | Level 3 | Tray |
| ASD1000L50-INT | -40 to $+85^{\circ} \mathrm{C}$ | 64 pin QFN | QFN64 | Level 2A | Tray |
| ASD1000L50-IPT | -40 to $+85^{\circ} \mathrm{C}$ | 80 pin TQFP | TQFP80 | Level 3 | Tray |
| ASD1000L40-INT | -40 to $+85^{\circ} \mathrm{C}$ | 64 pin QFN | QFN64 | Tray |  |
| ASD1000L40-IPT | -40 to $+85^{\circ} \mathrm{C}$ | 80 pin TQFP | TQFP80 | Level 3 | Tray |

(1) MSL, Peak Temp: The moisture sensitivity level rating classified according to the JEDEC industry standard and to peak solder temperature.

## Datasheet Status

## Objective Product Specification:

The values and functionality describe design targets only. Specifications and functionality can be changed without notice.

## Preliminary Product Specification:

The specifications are based on initial design results. Specifications and functionality can be changed without notice.

## Product Specification:

Information is current as of publication data. Products conform to specifications according to the terms of Arctic Silicon Devices AS standard warranty. Production does not necessarily require all parameters to be tested.

Arctic Silicon Devices AS
Vestre Rosten 81
N-7075 Tiller
Norway
Tel: $\quad+4773102900$
Fax: $\quad+4773102919$

Information provided in this document is believed to be accurate and reliable. However, no responsibility is assumed by Arctic Silicon Devices AS for its use. Neither is any responsibility assumed for any infringement of patents or other third party rights that may result from the use of the product or information described herein. No license is implicitly or otherwise granted under any patent or patent right of Arctic Silicon Devices AS.
Arctic Silicon Devices AS specifically disclaims any and all liability, including without limitation incidental or consequential damages. It is the responsibility of the user to ensure that in all respects the application in which Arctic Silicon Devices AS products are used is suited to the purpose of the end user.

## Life Support Applications :

Products of Arctic Silicon Devices AS (ASD) are not designed for use in life support appliances, devices or systems, where malfunction can result in personal injury. Customers using or selling ASD products for use in such applications do so at their own risk and agree to fully indemnify ASD for any damages resulting from such improper use or sale.

All rights reserved ${ }^{\circledR}$. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.
template rev. date: 2008.01.02

