## $\mu$ PD44325084B $\mu$ PD44325094B $\mu$ PD44325184B $\mu$ PD44325364B

## 36M-BIT QDR ${ }^{\text {TM }}$ II SRAM <br> 4-WORD BURST OPERATION

## Description

The $\mu \mathrm{PD} 44325084 \mathrm{~B}$ is a $4,194,304$-word by 8 -bit, the $\mu \mathrm{PD} 44325094 \mathrm{~B}$ is a $4,194,304$-word by 9 -bit, the $\mu \mathrm{PD} 44325184 \mathrm{~B}$ is a $2,097,152$-word by 18 -bit and the $\mu \mathrm{PD} 44325364 \mathrm{~B}$ is a $1,048,576$-word by 36 -bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS sixtransistor memory cell.

The $\mu \mathrm{PD} 44325084 \mathrm{~B}, \mu \mathrm{PD} 44325094 \mathrm{~B}, \mu \mathrm{PD} 44325184 \mathrm{~B}$ and $\mu \mathrm{PD} 44325364 \mathrm{~B}$ integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair ( K and $\mathrm{K} \#$ ) are latched on the positive edge of K and $\mathrm{K} \#$. These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration.
These products are packaged in 165-pin PLASTIC BGA.

## Features

- $1.8 \pm 0.1 \mathrm{~V}$ power supply
- 165-pin PLASTIC BGA ( $15 \times 17$ )
- HSTL interface
- PLL circuitry for wide output data valid window and future frequency scaling
- Separate independent read and write data ports with concurrent transactions
- 100\% bus utilization DDR READ and WRITE operation
- Four-tick burst for reduced address frequency
- Two input clocks ( K and $\mathrm{K} \#$ ) for precise DDR timing at clock rising edges only
- Two output clocks (C and C\#) for precise flight time
and clock skew matching-clock and data delivered together to receiving device
- Internally self-timed write control
- Clock-stop capability. Normal operation is restored in $20 \mu$ s after clock is resumed.
- User programmable impedance output ( 35 to $70 \Omega$ )
- Fast clock cycle time : $3.3 \mathrm{~ns}(300 \mathrm{MHz}), 3.5 \mathrm{~ns}(287 \mathrm{MHz}), 4.0 \mathrm{~ns}(250 \mathrm{MHz}), 5.0 \mathrm{~ns}(200 \mathrm{MHz})$
- Simple control logic for easy depth expansion
- JTAG 1149.1 compatible test access port


## Ordering Information (1/2)

| Part No. | Organization (word x bit) | Cycle time | Clock frequency | Operating Ambient Temperature | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD44325084BF5-E33-FQ1-A | $4 \mathrm{M} \times 8$ | 3.3ns | 300 MHz | $\mathrm{Ta}=0$ to $70^{\circ} \mathrm{C}$ | 165-pin PLASTIC BGA $(15 \times 17)$ <br> Lead-free |
| $\mu$ PD44325084BF5-E35-FQ1-A |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325084BF5-E40-FQ1-A |  | 4.0ns | 250 MHz |  |  |
| $\mu$ PD44325084BF5-E50-FQ1-A |  | 5.0ns | 200 MHz |  |  |
| $\mu$ PD44325094BF5-E33-FQ1-A | $4 \mathrm{M} \times 9$ | 3.3ns | 300 MHz |  |  |
| $\mu$ PD44325094BF5-E35-FQ1-A |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325094BF5-E40-FQ1-A |  | 4.0ns | 250 MHz |  |  |
| $\mu$ PD44325094BF5-E50-FQ1-A |  | 5.0 ns | 200 MHz |  |  |
| $\mu$ PD44325184BF5-E33-FQ1-A | $2 \mathrm{M} \times 18$ | 3.3ns | 300 MHz |  |  |
| $\mu$ PD44325184BF5-E35-FQ1-A |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325184BF5-E40-FQ1-A |  | 4.0ns | 250MHz |  |  |
| $\mu$ PD44325184BF5-E50-FQ1-A |  | 5.0ns | 200 MHz |  |  |
| $\mu$ PD44325364BF5-E33-FQ1-A | $1 \mathrm{M} \times 36$ | 3.3ns | 300 MHz |  |  |
| $\mu$ PD44325364BF5-E35-FQ1-A |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325364BF5-E40-FQ1-A |  | 4.0ns | 250 MHz |  |  |
| $\mu$ PD44325364BF5-E50-FQ1-A |  | 5.0 ns | 200 MHz |  |  |
| $\mu$ PD44325084BF5-E33-FQ1 | $4 \mathrm{M} \times 8$ | 3.3ns | 300 MHz | $\mathrm{Ta}=0$ to $70^{\circ} \mathrm{C}$ | 165-pinPLASTIC BGA$(15 \times 17)$Lead |
| $\mu \mathrm{PD} 44325084 \mathrm{BF} 5-\mathrm{E} 35-\mathrm{FQ} 1$ |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325084BF5-E40-FQ1 |  | 4.0 ns | 250 MHz |  |  |
| $\mu$ PD44325084BF5-E50-FQ1 |  | 5.0ns | 200MHz |  |  |
| $\mu \mathrm{PD} 44325094 \mathrm{BF} 5-\mathrm{E} 33-\mathrm{FQ} 1$ | $4 \mathrm{M} \times 9$ | 3.3ns | 300 MHz |  |  |
| $\mu$ PD44325094BF5-E35-FQ1 |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325094BF5-E40-FQ1 |  | 4.0ns | 250MHz |  |  |
| $\mu \mathrm{PD} 44325094 \mathrm{BF} 5-\mathrm{E} 50-\mathrm{FQ} 1$ |  | 5.0ns | 200 MHz |  |  |
| $\mu$ PD44325184BF5-E33-FQ1 | $2 \mathrm{M} \times 18$ | 3.3ns | 300 MHz |  |  |
| $\mu$ PD44325184BF5-E35-FQ1 |  | 3.5ns | 287 MHz |  |  |
| $\mu \mathrm{PD} 44325184 \mathrm{BF} 5-\mathrm{E} 40-\mathrm{FQ} 1$ |  | 4.0ns | 250 MHz |  |  |
| $\mu$ PD44325184BF5-E50-FQ1 |  | 5.0 ns | 200 MHz |  |  |
| $\mu \mathrm{PD} 44325364 \mathrm{BF} 5-\mathrm{E} 33-\mathrm{FQ} 1$ | $1 \mathrm{M} \times 36$ | 3.3ns | 300 MHz |  |  |
| $\mu \mathrm{PD} 44325364 \mathrm{BF} 5-\mathrm{E} 35-\mathrm{FQ} 1$ |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325364BF5-E40-FQ1 |  | 4.0ns | 250 MHz |  |  |
| $\mu$ PD44325364BF5-E50-FQ1 |  | 5.0ns | 200 MHz |  |  |

## Ordering Information (2/2)

| Part No. | Organization (word x bit) | Cycle time | Clock frequency | Operating Ambient Temperature | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD44325084BF5-E33Y-FQ1-A | $4 \mathrm{M} \times 8$ | 3.3ns | 300 MHz | $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ | 165-pin PLASTIC BGA $(15 \times 17)$ <br> Lead-free |
| $\mu$ PD44325084BF5-E35Y-FQ1-A |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325084BF5-E40Y-FQ1-A |  | 4.0ns | 250 MHz |  |  |
| $\mu$ PD44325084BF5-E50Y-FQ1-A |  | 5.0ns | 200 MHz |  |  |
| $\mu$ PD44325094BF5-E33Y-FQ1-A | $4 \mathrm{M} \times 9$ | 3.3ns | 300 MHz |  |  |
| $\mu$ PD44325094BF5-E35Y-FQ1-A |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325094BF5-E40Y-FQ1-A |  | 4.0ns | 250 MHz |  |  |
| $\mu$ PD44325094BF5-E50Y-FQ1-A |  | 5.0ns | 200 MHz |  |  |
| $\mu$ PD44325184BF5-E33Y-FQ1-A | $2 \mathrm{M} \times 18$ | 3.3ns | 300 MHz |  |  |
| $\mu$ PD44325184BF5-E35Y-FQ1-A |  | 3.5ns | 287 MHz |  |  |
| $\mu \mathrm{PD} 44325184 \mathrm{BF5}-\mathrm{E} 40 \mathrm{Y}-\mathrm{FQ} 1-\mathrm{A}$ |  | 4.0ns | 250MHz |  |  |
| $\mu$ PD44325184BF5-E50Y-FQ1-A |  | 5.0ns | 200 MHz |  |  |
| $\mu$ PD44325364BF5-E33Y-FQ1-A | $1 \mathrm{M} \times 36$ | 3.3ns | 300 MHz |  |  |
| $\mu \mathrm{PD} 44325364 \mathrm{BF} 5-\mathrm{E} 35 \mathrm{Y}-\mathrm{FQ} 1-\mathrm{A}$ |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325364BF5-E40Y-FQ1-A |  | 4.0ns | 250 MHz |  |  |
| $\mu$ PD44325364BF5-E50Y-FQ1-A |  | 5.0 ns | 200 MHz |  |  |
| $\mu$ PD44325084BF5-E33Y-FQ1 | $4 \mathrm{M} \times 8$ | 3.3ns | 300 MHz | $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ | 165-pinPLASTIC BGA$(15 \times 17)$Lead |
| $\mu$ PD44325084BF5-E35Y-FQ1 |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325084BF5-E40Y-FQ1 |  | 4.0 ns | 250 MHz |  |  |
| $\mu$ PD44325084BF5-E50Y-FQ1 |  | 5.0ns | 200MHz |  |  |
| $\mu$ PD44325094BF5-E33Y-FQ1 | $4 \mathrm{M} \times 9$ | 3.3ns | 300 MHz |  |  |
| $\mu$ PD44325094BF5-E35Y-FQ1 |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325094BF5-E40Y-FQ1 |  | 4.0 ns | 250MHz |  |  |
| $\mu$ PD44325094BF5-E50Y-FQ1 |  | 5.0ns | 200 MHz |  |  |
| $\mu$ PD44325184BF5-E33Y-FQ1 | $2 \mathrm{M} \times 18$ | 3.3ns | 300 MHz |  |  |
| $\mu$ PD44325184BF5-E35Y-FQ1 |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325184BF5-E40Y-FQ1 |  | 4.0ns | 250 MHz |  |  |
| $\mu$ PD44325184BF5-E50Y-FQ1 |  | 5.0 ns | 200 MHz |  |  |
| $\mu$ PD44325364BF5-E33Y-FQ1 | $1 \mathrm{M} \times 36$ | 3.3ns | 300 MHz |  |  |
| $\mu$ PD44325364BF5-E35Y-FQ1 |  | 3.5ns | 287 MHz |  |  |
| $\mu$ PD44325364BF5-E40Y-FQ1 |  | 4.0ns | 250 MHz |  |  |
| $\mu$ PD44325364BF5-E50Y-FQ1 |  | 5.0ns | 200 MHz |  |  |

## Pin Arrangement

165-pin PLASTIC BGA ( $15 \times 17$ )
(Top View)
[ $\mu$ PD44325084B]
$4 \mathrm{M} \times 8$


| A | : Address inputs | TMS | : IEEE 1149.1 Test input |
| :--- | :--- | :--- | :--- |
| D0 to D7 | : Data inputs | TDI | : IEEE 1149.1 Test input |
| Q0 to Q7 | : Data outputs | TCK | : IEEE 1149.1 Clock input |
| R\# | : Read input | TDO | : IEEE 1149.1 Test output |
| W\# | : Write input | $\mathrm{V}_{\text {REF }}$ | : HSTL input reference input |
| NW0\#, NW1\# | : Nibble Write data select | $\mathrm{V}_{\text {DD }}$ | : Power Supply |
| K, K\# | : Input clock | $\mathrm{V}_{\mathrm{DD}} \mathrm{C}$ | : Power Supply |
| C, C\# | : Output clock | $\mathrm{V}_{\text {SS }}$ | : Ground |
| CQ, CQ\# | : Echo clock | NC | : No connection |
| ZQ | : Output impedance matching | $\mathrm{NC} / \mathrm{xxM}$ | : Expansion address for xxMb |
| DLL\# | : PLL disable |  |  |

Remarks 1. $\times X \times \#$ indicates active LOW.
2. Refer to Package Dimensions for the index mark.
3. $2 \mathrm{~A}, 7 \mathrm{~A}$ and 5 B are expansion addresses : 2 A for 72 Mb
$: 2 \mathrm{~A}$ and 7 A for 144 Mb
$: 2 \mathrm{~A}, 7 \mathrm{~A}$ and 5 B for 288 Mb .
2 A of this product can also be used as NC.

## Pin Arrangement

165-pin PLASTIC BGA ( $15 \times 17$ )
(Top View)
[ $\mu$ PD44325094B]
$4 \mathrm{M} \times 9$

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | CQ\# | Vss/72M | A | W\# | NC | K\# | NC/144M | R\# | A | A | CQ |
| B | NC | NC | NC | A | NC/288M | K | BWO\# | A | NC | NC | Q4 |
| C | NC | NC | NC | Vss | A | NC | A | Vss | NC | NC | D4 |
| D | NC | D5 | NC | Vss | Vss | Vss | Vss | Vss | NC | NC | NC |
| E | NC | NC | Q5 | VdoQ | Vss | Vss | Vss | VdoQ | NC | D3 | Q3 |
| F | NC | NC | NC | VdoQ | VdD | Vss | VdD | VdDQ | NC | NC | NC |
| G | NC | D6 | Q6 | VdoQ | VdD | Vss | VdD | VdDQ | NC | NC | NC |
| H | DLL\# | Vref | VdoQ | VdoQ | Vdo | Vss | Vdo | VdoQ | VdoQ | Vref | ZQ |
| J | NC | NC | NC | VddQ | Vdo | Vss | Vdo | VdDQ | NC | Q2 | D2 |
| K | NC | NC | NC | VddQ | Vdo | Vss | VdD | VdDQ | NC | NC | NC |
| L | NC | Q7 | D7 | VdoQ | Vss | Vss | Vss | VdDQ | NC | NC | Q1 |
| M | NC | NC | NC | Vss | Vss | Vss | Vss | Vss | NC | NC | D1 |
| N | NC | D8 | NC | Vss | A | A | A | Vss | NC | NC | NC |
| P | NC | NC | Q8 | A | A | C | A | A | NC | D0 | Q0 |
| R | TDO | TCK | A | A | A | C\# | A | A | A | TMS | TDI |

A
D0 to D8
Q0 to Q8
R\#
W\#
BW0\#
K, K\#
C, C\#
CQ, CQ\#
ZQ
DLL\#
: Address inputs
: Data inputs
: Data outputs
: Read input
: Write input
: Byte Write data select
: Input clock
: Output clock
: Echo clock
: Output impedance matching
: PLL disable

TMS : IEEE 1149.1 Test input
TDI : IEEE 1149.1 Test input
TCK : IEEE 1149.1 Clock input
TDO : IEEE 1149.1 Test output
$\mathrm{V}_{\text {REF }}$ : HSTL input reference input
VDD : Power Supply
$V_{\text {DD }}$ : Power Supply
$\mathrm{V}_{\mathrm{SS}} \quad$ : Ground
NC : No connection
$\mathrm{NC} / \mathrm{xxM}$ : Expansion address for xxMb

Remarks 1. $\times \times \times \#$ indicates active LOW.
2. Refer to Package Dimensions for the index mark.
3. $2 \mathrm{~A}, 7 \mathrm{~A}$ and 5 B are expansion addresses $: 2 \mathrm{~A}$ for 72 Mb
$: 2 \mathrm{~A}$ and 7 A for 144 Mb
$: 2 \mathrm{~A}, 7 \mathrm{~A}$ and 5 B for 288 Mb
2 A of this product can also be used as NC.

## Pin Arrangement

165-pin PLASTIC BGA ( $15 \times 17$ )
(Top View)
[ $\mu$ PD44325184B]
$2 \mathrm{M} \times 18$

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | CQ\# | Vss/144M | A | W\# | BW1\# | K\# | NC/288M | R\# | A | Vss172M | CQ |
| B | NC | Q9 | D9 | A | NC | K | BWO\# | A | NC | NC | Q8 |
| C | NC | NC | D10 | Vss | A | NC | A | Vss | NC | Q7 | D8 |
| D | NC | D11 | Q10 | Vss | Vss | Vss | Vss | Vss | NC | NC | D7 |
| E | NC | NC | Q11 | VdDQ | Vss | Vss | Vss | VddQ | NC | D6 | Q6 |
| F | NC | Q12 | D12 | VdoQ | Vdd | Vss | VdD | VdoQ | NC | NC | Q5 |
| G | NC | D13 | Q13 | VdoQ | Vdd | Vss | VdD | VdoQ | NC | NC | D5 |
| H | DLL\# | Vref | VdDQ | VdoQ | Vdd | Vss | VdD | VddQ | VddQ | Vref | ZQ |
| J | NC | NC | D14 | VdoQ | Vdd | Vss | Vdd | VdoQ | NC | Q4 | D4 |
| K | NC | NC | Q14 | VdDQ | VdD | Vss | VdD | VdoQ | NC | D3 | Q3 |
| L | NC | Q15 | D15 | VdDQ | Vss | Vss | Vss | VddQ | NC | NC | Q2 |
| M | NC | NC | D16 | Vss | Vss | Vss | Vss | Vss | NC | Q1 | D2 |
| N | NC | D17 | Q16 | Vss | A | A | A | Vss | NC | NC | D1 |
| P | NC | NC | Q17 | A | A | C | A | A | NC | D0 | Q0 |
| R | TDO | TCK | A | A | A | C\# | A | A | A | TMS | TDI |


| A | : Address inputs | TMS | : IEEE 1149.1 Test input |
| :--- | :--- | :--- | :--- |
| D0 to D17 | : Data inputs | TDI | : IEEE 1149.1 Test input |
| Q0 to Q17 | : Data outputs | TCK | : IEEE 1149.1 Clock input |
| R\# | : Read input | TDO | : IEEE 1149.1 Test output |
| W\# | : Write input | V $_{\text {REF }}$ | : HSTL input reference input |
| BW0\#, BW1\# | : Byte Write data select | $\mathrm{V}_{\mathrm{DD}}$ | : Power Supply |
| K, K\# | : Input clock | $\mathrm{V}_{\mathrm{DD}} \mathrm{C}$ | : Power Supply |
| C, C\# | : Output clock | $\mathrm{V}_{\mathrm{SS}}$ | : Ground |
| CQ, CQ\# | : Echo clock | NC | : No connection |
| ZQ | : Output impedance matching | NC/xxM | : Expansion address for xxMb |
| DLL\# | : PLL disable |  |  |

Remarks 1. $\times \times \times \#$ indicates active LOW.
2. Refer to Package Dimensions for the index mark.
3. $2 \mathrm{~A}, 7 \mathrm{~A}$ and 10 A are expansion addresses $: 10 \mathrm{~A}$ for 72 Mb
$: 10 \mathrm{~A}$ and 2 A for 144 Mb
$: 10 \mathrm{~A}, 2 \mathrm{~A}$ and 7 A for 288 Mb
2 A and 10 A of this product can also be used as NC .

## Pin Arrangement

## 165-pin PLASTIC BGA (15 x 17)

(Top View)
[ $\mu$ PD44325364B]
1 M x 36

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | CQ\# | Vss/288M | NC/72M | W\# | BW2\# | K\# | BW1\# | R\# | A | Vss/144M | CQ |
| B | Q27 | Q18 | D18 | A | BW3\# | K | BWO\# | A | D17 | Q17 | Q8 |
| C | D27 | Q28 | D19 | Vss | A | NC | A | Vss | D16 | Q7 | D8 |
| D | D28 | D20 | Q19 | Vss | Vss | Vss | Vss | Vss | Q16 | D15 | D7 |
| E | Q29 | D29 | Q20 | VodQ | Vss | Vss | Vss | VdoQ | Q15 | D6 | Q6 |
| F | Q30 | Q21 | D21 | VodQ | Vdd | Vss | Vdd | VdoQ | D14 | Q14 | Q5 |
| G | D30 | D22 | Q22 | VodQ | VdD | Vss | Vdo | VdoQ | Q13 | D13 | D5 |
| H | DLL\# | Vref | VdoQ | VdoQ | Vdd | Vss | Vdd | VdoQ | VddQ | Vref | ZQ |
| J | D31 | Q31 | D23 | VodQ | Vdo | Vss | Vdd | VDDQ | D12 | Q4 | D4 |
| K | Q32 | D32 | Q23 | VodQ | VdD | Vss | Vdd | VdDQ | Q12 | D3 | Q3 |
| L | Q33 | Q24 | D24 | VdDQ | Vss | Vss | Vss | VdDQ | D11 | Q11 | Q2 |
| M | D33 | Q34 | D25 | Vss | Vss | Vss | Vss | Vss | D10 | Q1 | D2 |
| N | D34 | D26 | Q25 | Vss | A | A | A | Vss | Q10 | D9 | D1 |
| P | Q35 | D35 | Q26 | A | A | C | A | A | Q9 | D0 | Q0 |
| R | TDO | TCK | A | A | A | C\# | A | A | A | TMS | TDI |


| A | : Address inputs | TMS | : IEEE 1149.1 Test input |
| :--- | :--- | :--- | :--- |
| D0 to D35 | : Data inputs | TDI | : IEEE 1149.1 Test input |
| Q0 to Q35 | : Data outputs | TCK | : IEEE 1149.1 Clock input |
| R\# | : Read input | TDO | : IEEE 1149.1 Test output |
| W\# | : Write input | $\mathrm{V}_{\text {REF }}$ | : HSTL input reference input |
| BW0\# to BW3\# | : Byte Write data select | $\mathrm{V}_{\mathrm{DD}}$ | : Power Supply |
| K, K\# | : Input clock | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}$ | : Power Supply |
| C, C\# | : Output clock | $\mathrm{V}_{\mathrm{SS}}$ | : Ground |
| CQ, CQ\# | : Echo clock | NC | : No connection |
| ZQ | : Output impedance matching | $\mathrm{NC} / \mathrm{xxM}$ | : Expansion address for xxMb |
| DLL\# | : PLL disable |  |  |

Remarks 1. $\times \times \times$ \# indicates active LOW.
2. Refer to Package Dimensions for the index mark.
3. $2 \mathrm{~A}, 3 \mathrm{~A}$ and 10 A are expansion addresses $: 3 \mathrm{~A}$ for 72 Mb
$: 3 \mathrm{~A}$ and 10 A for 144 Mb
$: 3 \mathrm{~A}, 10 \mathrm{~A}$ and 2 A for 288 Mb
2 A and 10 A of this product can also be used as NC .

## Pin Description

(1/2)

| Symbol | Type | Description |
| :--- | :--- | :--- |
| A | Input | Synchronous Address Inputs: These inputs are registered and must meet the setup and <br> hold times around the rising edge of K. All transactions operate on a burst of four words <br> (two clock periods of bus activity). These inputs are ignored when device is deselected, <br> i.e., NOP (R\# = W\# = HIGH). |
| D0 to Dxx | Input | Synchronous Data Inputs: Input data must meet setup and hold times around the rising <br> edges of K and K\# during WRITE operations. See Pin Arrangement for ball site location <br> of individual signals. <br> x8 device uses D0 to D7. <br> x9 device uses D0 to D8. <br> x18 device uses D0 to D17. <br> x36 device uses D0 to D35. |
| Q0 to Qxx | Output | Synchronous Data Outputs: Output data is synchronized to the respective C and C\# or to <br> K and K\# rising edges if C and C\# are tied HIGH. Data is output in synchronization with C <br> and C\# (or K and K\#), depending on the R\# command. See Pin Arrangement for ball site <br> location of individual signals. <br> x8 device uses Q0 to Q7. <br> x9 device uses Q0 to Q8. <br> x18 device uses Q0 to Q17. <br> x36 device uses Q0 to Q35. |
| R\# |  |  |
| W\# Input | Synchronous Read: When LOW this input causes the address inputs to be registered and <br> a READ cycle to be initiated. This input must meet setup and hold times around the rising <br> edge of K. If a READ command (R\# = LOW) is input, an input of R\# on the subsequent <br> rising edge of K is ignored. |  |
| BWx\# | Input | Synchronous Write: When LOW this input causes the address inputs to be registered and <br> a WRITE cycle to be initiated. This input must meet setup and hold times around the rising <br> edge of K. If a WRITE command (W\# = LOW) is input, an input of W\# on the subsequent <br> rising edge of K is ignored. |
| KWx\# | Input | Synchronous Byte Writes (Nibble Writes on x8): When LOW these inputs cause their <br> respective byte or nibble to be registered and written during WRITE cycles. These signals <br> must meet setup and hold times around the rising edges of K and K\# for each of the two <br> rising edges comprising the WRITE cycle. See Pin Arrangement for signal to data <br> relationships. <br> x8 device uses NW0\#, NW1\#. <br> x9 device uses BW0\#. <br> x18 device uses BW0\#, BW1\#. <br> x36 device uses BW0\# to BW3\#. <br> See Byte Write Operation for relation between BWx\#, NWx\# and Dxx. |
|  | Input | Input Clock: This input clock pair registers address and control inputs on the rising edge of <br> K, and registers data on the rising edge of K and the rising edge of K\#. K\# is ideally 180 <br> degrees out of phase with K. All synchronous inputs must meet setup and hold times <br> around the clock rising edges. |


| Symbol | Type | Description |
| :---: | :---: | :---: |
| CQ, CQ\# | Output | Synchronous Echo Clock Outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tristates. If C and C \# are stopped (if K and $\mathrm{K} \#$ are stopped in the single clock mode), CQ and $\mathrm{CQ} \#$ will also stop. |
| ZQ | Input | Output Impedance Matching Input: This input is used to tune the device outputs to the system data bus impedance. $\mathrm{Q}, \mathrm{CQ}$ and $\mathrm{CQ} \#$ output impedance are set to $0.2 \times \mathrm{RQ}$, where $R Q$ is a resistor from this bump to ground. The output impedance can be minimized by directly connect ZQ to VDDQ. This pin cannot be connected directly to GND or left unconnected. The output impedance is adjusted every $20 \mu$ s upon power-up to account for drifts in supply voltage and temperature. After replacement for a resistor, the new output impedance is reset by implementing power-on sequence. |
| DLL\# | Input | PLL Disable: When debugging the system or board, the operation can be performed at a clock frequency slower than TKHKH (MAX.) without the PLL circuit being used, if DLL\# = LOW. The AC/DC characteristics cannot be guaranteed. For normal operation, DLL\# must be HIGH and it can be connected to VDDQ through a $10 \mathrm{k} \Omega$ or less resistor. |
| TMS TDI | Input | IEEE 1149.1 Test Inputs: 1.8 V I/O level. These balls may be left Not Connected if the JTAG function is not used in the circuit. |
| TCK | Input | IEEE 1149.1 Clock Input: 1.8 V I/O level. This pin must be tied to VSS if the JTAG function is not used in the circuit. |
| TDO | Output | IEEE 1149.1 Test Output: 1.8 V I/O level. When providing any external voltage to TDO signal, it is recommended to pull up to VDD. |
| VREF | - | HSTL Input Reference Voltage: Nominally VDDQ/2. Provides a reference voltage for the input buffers. |
| VDD | Supply | Power Supply: 1.8 V nominal. See Recommended DC Operating Conditions and DC Characteristics for range. |
| VDDQ | Supply | Power Supply: Isolated Output Buffer Supply. Nominally 1.5 V .1 .8 V is also permissible. See Recommended DC Operating Conditions and DC Characteristics for range. |
| VSS | Supply | Power Supply: Ground |
| NC | - | No Connect: These signals are not connected internally. |

## Block Diagram

## [ $\mu$ PD44325084B]



## [ $\mu$ PD44325094B]



## [ $\mu$ PD44325184B]



## [ $\mu$ PD44325364B]



## Power-On Sequence in QDR II SRAM

QDR II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.
The following timing charts show the recommended power-on sequence.

The following power-up supply voltage application is recommended: Vss, Vdd, VddQ, Vref, then Vin. Vdd and VmDQ can be applied simultaneously, as long as VdDQ does not exceed Vdd by more than 0.5 V during power-up. The following power-down supply voltage removal sequence is recommended: Vin, Vref, VddQ, Vdd, Vss. Vdd and $V_{\text {diQ }}$ can be removed simultaneously, as long as $V_{D D Q}$ does not exceed Vdd by more than 0.5 V during power-down.

## Power-On Sequence

Apply power and tie DLL\# to HIGH.

- Apply $\mathrm{V}_{\mathrm{DD}}$ before $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}$.
- Apply $V_{D D} Q$ before $V_{\text {REF }}$ or at the same time as $V_{\text {REF }}$.

Provide stable clock for more than $20 \mu$ s to lock the PLL.

## PLL Constraints

The PLL uses K clock as its synchronizing input and the input should have low phase jitter which is specified as TKC var. The PLL can cover 120 MHz as the lowest frequency. If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an undesired clock frequency.

## Power-On Waveforms



Truth Table

| Operation | CLK | R\# | W\# | D or Q |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE cycle | $\mathrm{L} \rightarrow \mathrm{H}$ | H | L | Data in |  |  |  |  |
| Load address, input write data on |  |  |  | Input data | DA(A+0) | $\mathrm{DA}(\mathrm{A}+1)$ | DA(A+2) | $D A(A+3)$ |
| consecutive K and K\# rising edge |  |  |  | Input clock | $\mathrm{K}(\mathrm{t}+1) \uparrow$ | K\#(t+1) $\uparrow$ | $\mathrm{K}(\mathrm{t}+2) \uparrow$ | K\#(t+2) $\uparrow$ |
| READ cycle | $\mathrm{L} \rightarrow \mathrm{H}$ | L | $\times$ | Data out |  |  |  |  |
| Load address, read data on |  |  |  | Output data | QA(A+0) | QA(A+1) | QA(A+2) | $Q A(A+3)$ |
| consecutive C and C\# rising edge |  |  |  | Output clock | $\mathrm{C} \#(\mathrm{t}+1) \uparrow$ | $C(t+2) \uparrow$ | C\#(t+2) $\uparrow$ | $C(t+3) \uparrow$ |
| NOP (No operation) | $\mathrm{L} \rightarrow \mathrm{H}$ | H | H | D $=\times$ Q $\mathrm{Q}=$ High -Z |  |  |  |  |
| Clock stop | Stopped | $\times$ | $\times$ | Previous state |  |  |  |  |

Remarks 1. H : HIGH, L : LOW, $\times:$ don't care, $\uparrow:$ rising edge.
2. Data inputs are registered at K and $\mathrm{K} \#$ rising edges. Data outputs are delivered at C and $\mathrm{C} \#$ rising edges except if C and $\mathrm{C} \#$ are HIGH then data outputs are delivered at K and $\mathrm{K} \#$ rising edges.
3. All control inputs in the truth table must meet setup/hold times around the rising edge (LOW to HIGH) of K . All control inputs are registered during the rising edge of K .
4. This device contains circuitry that ensure the outputs to be in high impedance during power-up.
5. Refer to state diagram and timing diagrams for clarification.
6. It is recommended that $\mathrm{K}=\mathrm{K} \#=\mathrm{C}=\mathrm{C} \#$ when clock is stopped. This is not essential but permits most rapid restart by overcoming transmission line charging symmetrically.
7. If R\# was LOW to initiate the previous cycle, this signal becomes a don't care for this WRITE operation however it is strongly recommended that this signal is brought HIGH as shown in the truth table.
8. W\# during write cycle and R\# during read cycle were HIGH on previous K clock rising edge. Initiating consecutive READ or WRITE operations on consecutive K clock rising edges is not permitted. The device will ignore the second request

## Byte Write Operation

[ $\mu$ PD44325084B]

| Operation | K | $\mathrm{K} \#$ | NW0\# | NW1\# |
| :--- | :---: | :---: | :---: | :---: |
| Write D0 to D7 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 0 | 0 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 0 | 0 |
| Write D0 to D3 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 0 | 1 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 0 | 1 |
| Write D4 to D7 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 1 | 0 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 1 | 0 |
| Write nothing | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 1 | 1 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 1 | 1 |

Remarks 1. H : HIGH, L : LOW, $\rightarrow$ : rising edge.
2. Assumes a WRITE cycle was initiated. NW0\# and NW1\# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

## [ $\mu$ PD44325094B]

| Operation | $\mathbf{K}$ | $\mathbf{K} \#$ | BW0\# |
| :--- | :---: | :---: | :---: |
| Write D0 to D8 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 0 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 0 |
| Write nothing | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 1 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 1 |

Remarks 1. H : HIGH, L: LOW, $\rightarrow$ : rising edge.
2. Assumes a WRITE cycle was initiated. BW0\# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

## [ $\mu$ PD44325184B]

| Operation | $\mathbf{K}$ | $\mathrm{K} \#$ | $\mathbf{B W 0 \#}$ | BW1\# |
| :--- | :---: | :---: | :---: | :---: |
| Write D0 to D17 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 0 | 0 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 0 | 0 |
| Write D0 to D8 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 0 | 1 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 0 | 1 |
|  | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 1 | 0 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 1 | 0 |
| Write nothing | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 1 | 1 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 1 | 1 |

Remarks 1. H: HIGH, L: LOW, $\rightarrow$ : rising edge.
2. Assumes a WRITE cycle was initiated. BW0\# and BW1\# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

## [ $\mu$ PD44325364B]

| Operation | $\mathbf{K}$ | $\mathbf{K} \#$ | $\mathbf{B W 0} \#$ | $\mathbf{B W 1 \#}$ | BW2\# | BW3\# |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Write D0 to D35 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 0 | 0 | 0 | 0 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 0 | 0 | 0 | 0 |
| Write D0 to D8 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 0 | 1 | 1 | 1 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 0 | 1 | 1 | 1 |
| Write D9 to D17 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 1 | 0 | 1 | 1 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 1 | 0 | 1 | 1 |
| Write D18 to D26 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 1 | 1 | 0 | 1 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 1 | 1 | 0 | 1 |
| Write D27 to D35 | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 1 | 1 | 1 | 0 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 1 | 1 | 1 | 0 |
| Write nothing | $\mathrm{L} \rightarrow \mathrm{H}$ | - | 1 | 1 | 1 | 1 |
|  | - | $\mathrm{L} \rightarrow \mathrm{H}$ | 1 | 1 | 1 | 1 |

Remarks 1. H: HIGH, L : LOW, $\rightarrow$ : rising edge.
2. Assumes a WRITE cycle was initiated. BW0\# to BW3\# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

## Bus Cycle State Diagram



Remarks 1. The address is concatenated with two additional internal LSBs to facilitate burst operation.
The address order is always fixed as: $\mathrm{xxx} \ldots \mathrm{xxx}+0, \mathrm{xxx} \ldots \mathrm{xxx}+1, \mathrm{xxx} \ldots \mathrm{xxx}+2, \mathrm{xxx} \ldots \mathrm{xxx}+3$.
Bus cycle is terminated at the end of this sequence (burst count $=4$ ).
2. Read and write state machines can be active simultaneously.

Read and write cannot be simultaneously initiated. Read takes precedence.
3. State machine control timing is controlled by K.

## Electrical Characteristics

## Absolute Maximum Ratings

| Parameter | Symbol | Conditions | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DD }}$ |  | -0.5 to +2.5 | V |
| Output supply voltage | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}$ |  | -0.5 to $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input voltage | $\mathrm{V}_{\text {IN }}$ |  | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ (2.5 V MAX.) | V |
| Input / Output voltage | $\mathrm{V}_{10}$ |  | -0.5 to $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}+0.5$ (2.5 V MAX.) | $\checkmark$ |
| Operating ambient temperature | TA | ( $\mathrm{E}^{* *}$ series) | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | (E**Y series) | -40 to 85 |  |
| Storage temperature | Tstg |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended DC Operating Conditions ( $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 1.7 | 1.8 | 1.9 | V |  |
| Output supply voltage | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}$ |  | 1.4 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V | 1 |
| Input HIGH voltage | $\mathrm{V}_{\mathrm{IH}(\mathrm{DC})}$ |  | $\mathrm{V}_{\mathrm{REF}}+0.1$ |  | $\mathrm{~V}_{\mathrm{DD}} \mathrm{Q}+0.3$ | V | 1,2 |
| Input LOW voltage | $\mathrm{V}_{\mathrm{IL}(\mathrm{DC})}$ |  | -0.3 |  | $\mathrm{~V}_{\mathrm{REF}}-0.1$ | V | 1,2 |
| Clock input voltage | $\mathrm{V}_{\mathrm{IN}}$ |  | -0.3 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V | 1,2 |
| Reference voltage | $\mathrm{V}_{\mathrm{REF}}$ |  | 0.68 |  | 0.95 | V |  |

Notes 1. During normal operation, $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}$ must not exceed $\mathrm{V}_{\mathrm{DD}}$.
2. Power-up: $\mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\mathrm{DD}} \mathrm{Q}+0.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}} \leq 1.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} \leq 1.4 \mathrm{~V}$ for $\mathrm{t} \leq 200 \mathrm{~ms}$

Recommended AC Operating Conditions ( $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | MAX. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input HIGH voltage | $\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ |  | $\mathrm{V}_{\text {REF }}+0.2$ |  | V | 1 |
| Input LOW voltage | $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}$ |  |  | $\mathrm{V}_{\text {REF }}-0.2$ | V | 1 |

Note 1. Overshoot: $\mathrm{V}_{\mathrm{IH}(\mathrm{AC})} \leq \mathrm{V}_{\mathrm{DD}}+0.7 \mathrm{~V}$ (2.5 V MAX.) for $\mathrm{t} \leq \mathrm{TKHKH} / 2$
Undershoot: $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})} \geq-0.5 \mathrm{~V}$ for $\mathrm{t} \leq \mathrm{TKHKH} / 2$
Control input signals may not have pulse widths less than TKHKL (MIN.) or operate at cycle rates less than TKHKH (MIN.).

DC Characteristics $1\left(\mathrm{~T}_{\mathrm{A}}=0\right.$ to $\left.70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \pm 0.1 \mathrm{~V}\right)$

| Parameter | Symbol | Test condition |  | MIN. | MAX. |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | x8 | x9 | x18 | x36 |  |  |
| Input leakage current | ILI |  |  |  | -2 | +2 |  |  |  | $\mu \mathrm{A}$ |  |
| I/O leakage current | ILO |  |  | -2 | +2 |  |  |  | $\mu \mathrm{A}$ |  |
| Operating supply current (Read cycle / Write cycle) | IDD | $\begin{aligned} & \mathrm{VIN} \leq \mathrm{VIL} \text { or } \mathrm{VIN} \geq \mathrm{VIH}, \\ & \mathrm{II} / \mathrm{O}=0 \mathrm{~mA} \\ & \mathrm{Cycle}=\mathrm{MAX} . \end{aligned}$ | -E33 |  | 520 | 520 | 580 | 740 | mA |  |
|  |  |  | -E35 |  | 500 | 500 | 560 | 710 |  |  |
|  |  |  | -E40 |  | 460 | 460 | 520 | 650 |  |  |
|  |  |  | -E50 |  | 410 | 410 | 460 | 570 |  |  |
| Standby supply current (NOP) | ISB1 | $\begin{aligned} & \mathrm{VIN} \leq \mathrm{VIL} \text { or } \mathrm{VIN} \geq \mathrm{VIH}, \\ & \mathrm{II} / \mathrm{O}=0 \mathrm{~mA} \\ & \text { Cycle }=\mathrm{MAX} . \\ & \text { Inputs static } \end{aligned}$ | -E33 |  | 390 | 390 | 400 | 430 | mA |  |
|  |  |  | -E35 |  | 390 | 390 | 390 | 420 |  |  |
|  |  |  | -E40 |  | 370 | 370 | 380 | 400 |  |  |
|  |  |  | -E50 |  | 350 | 350 | 350 | 370 |  |  |
| Output HIGH voltage | $\mathrm{VOH}($ Low ) | $\|\|\mathrm{OH}\| \leq 0.1 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}-0.2$ | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}$ |  |  |  | V | 3,4 |
|  | VOH | Note1 |  | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} / 2-0.12$ | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} / 2+0.12$ |  |  |  | V | 3,4 |
| Output LOW voltage | VOL(Low) | $\mathrm{IOL} \leq 0.1 \mathrm{~mA}$ |  | VSS | 0.2 |  |  |  | V | 3,4 |
|  | VOL | Note2 |  | $V_{\text {DD }} \mathrm{Q} / 2-0.12$ | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} / 2+0.12$ |  |  |  | V | 3,4 |

Notes 1. Outputs are impedance-controlled. $\left|\mathrm{I}_{\mathrm{OH}}\right|=\left(\mathrm{V}_{\mathrm{DD}} \mathrm{Q} / 2\right) /(\mathrm{RQ} / 5) \pm 15 \%$ for values of $175 \Omega \leq \mathrm{RQ} \leq 350 \Omega$.
2. Outputs are impedance-controlled. $\mathrm{I}_{\mathrm{OL}}=\left(\mathrm{V}_{\mathrm{DD}} \mathrm{Q} / 2\right) /(\mathrm{RQ} / 5) \pm 15 \%$ for values of $175 \Omega \leq \mathrm{RQ} \leq 350 \Omega$.
3. AC load current is higher than the shown DC values.
4. HSTL outputs meet JEDEC HSTL Class I standards.

DC Characteristics $2\left(\mathrm{~T}_{\mathrm{A}}=-40\right.$ to $\left.85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \pm 0.1 \mathrm{~V}\right)$

| Parameter | Symbol | Test condition |  | MIN. | MAX. |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | x8 | x9 | x18 | x36 |  |  |
| Input leakage current | ILI |  |  |  | -2 | +2 |  |  |  | $\mu \mathrm{A}$ |  |
| I/O leakage current | ILO |  |  | -2 | +2 |  |  |  | $\mu \mathrm{A}$ |  |
| Operating supply current (Read cycle / Write cycle) | IDD | $\begin{aligned} & \mathrm{VIN} \leq \mathrm{VIL} \text { or } \mathrm{VIN} \geq \mathrm{VIH}, \\ & \mathrm{II} / \mathrm{O}=0 \mathrm{~mA} \\ & \mathrm{Cycle}=\mathrm{MAX} . \end{aligned}$ | -E33Y |  | 640 | 640 | 710 | 870 | mA |  |
|  |  |  | -E35Y |  | 620 | 620 | 690 | 840 |  |  |
|  |  |  | -E40Y |  | 580 | 580 | 650 | 780 |  |  |
|  |  |  | -E50Y |  | 530 | 530 | 590 | 700 |  |  |
| Standby supply current (NOP) | ISB1 | $\begin{aligned} & \mathrm{VIN} \leq \mathrm{VIL} \text { or } \mathrm{VIN} \geq \mathrm{VIH}, \\ & \mathrm{II} / \mathrm{O}=0 \mathrm{~mA} \\ & \text { Cycle }=\mathrm{MAX} . \\ & \text { Inputs static } \end{aligned}$ | -E33Y |  | 510 | 510 | 520 | 550 | mA |  |
|  |  |  | -E35Y |  | 510 | 510 | 510 | 540 |  |  |
|  |  |  | -E40Y |  | 490 | 490 | 500 | 520 |  |  |
|  |  |  | -E50Y |  | 470 | 470 | 470 | 490 |  |  |
| Output HIGH voltage | $\mathrm{VOH}($ Low ) | $\|\|\mathrm{OH}\| \leq 0.1 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}-0.2$ | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}$ |  |  |  | V | 3,4 |
|  | VOH | Note1 |  | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} / 2-0.12$ | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} / 2+0.12$ |  |  |  | V | 3,4 |
| Output LOW voltage | VOL(Low) | $\mathrm{IOL} \leq 0.1 \mathrm{~mA}$ |  | VSS | 0.2 |  |  |  | V | 3,4 |
|  | VOL | Note2 |  | $V_{\text {DD }} \mathrm{Q} / 2-0.12$ | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} / 2+0.12$ |  |  |  | V | 3,4 |

Notes 1. Outputs are impedance-controlled. $\left|\mathrm{I}_{\mathrm{OH}}\right|=\left(\mathrm{V}_{\mathrm{DD}} \mathrm{Q} / 2\right) /(\mathrm{RQ} / 5) \pm 15 \%$ for values of $175 \Omega \leq \mathrm{RQ} \leq 350 \Omega$.
2. Outputs are impedance-controlled. $\mathrm{I}_{\mathrm{OL}}=\left(\mathrm{V}_{\mathrm{DD}} \mathrm{Q} / 2\right) /(\mathrm{RQ} / 5) \pm 15 \%$ for values of $175 \Omega \leq \mathrm{RQ} \leq 350 \Omega$.
3. AC load current is higher than the shown DC values.
4. HSTL outputs meet JEDEC HSTL Class I standards.

Capacitance ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| Parameter | Symbol | Test conditions | MIN. | MAX. | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Input capacitance (Address, Control) | CIN | $\mathrm{VIN}=0 \mathrm{~V}$ |  | 5 | pF |
| Input / Output capacitance <br> (D, Q, CQ, CQ\#) | $\mathrm{CI} / \mathrm{O}$ | $\mathrm{VII} / \mathrm{O}=0 \mathrm{~V}$ |  | 7 | pF |
| Clock Input capacitance | Cclk | Vclk $=0 \mathrm{~V}$ |  | 6 | pF |

Remark These parameters are periodically sampled and not $100 \%$ tested.

## Thermal Characteristics

| Parameter | Symbol | Substrate | Airflow | TYP. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal resistance from junction to ambient air | $\theta$ ja | 4-layer | $0 \mathrm{~m} / \mathrm{s}$ | 21.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | $1 \mathrm{~m} / \mathrm{s}$ | 13.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 8-layer | $0 \mathrm{~m} / \mathrm{s}$ | 20.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | $1 \mathrm{~m} / \mathrm{s}$ | 13.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal characterization parameter from junction to the top center of the package surface | $\Psi_{\text {jt }}$ | 4-layer | $0 \mathrm{~m} / \mathrm{s}$ | 0.02 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | $1 \mathrm{~m} / \mathrm{s}$ | 0.06 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 8-layer | $0 \mathrm{~m} / \mathrm{s}$ | 0.02 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | $1 \mathrm{~m} / \mathrm{s}$ | 0.05 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal resistance from junction to case | $\theta$ jc |  |  | 2.58 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

AC Characteristics ( $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ or $\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \pm 0.1 \mathrm{~V}$ )

AC Test Conditions ( $\mathrm{V}_{\mathrm{DD}}=1.8 \pm 0.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}} \mathrm{Q}=1.4 \mathrm{~V}$ to $\left.\mathrm{V}_{\mathrm{DD}}\right)$

Input waveform (Rise / Fall time $\leq 0.3 \mathrm{~ns}$ )


Output waveform


## Output load condition

Figure 1. External load at test


Read and Write Cycle

| Parameter | Symbol | $\begin{aligned} & \text {-E33, E33Y } \\ & (300 \mathrm{MHz}) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & -\mathrm{E} 35, \mathrm{E} 35 \mathrm{Y} \\ & (287 \mathrm{MHz}) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text {-E40, E40Y } \\ & (250 \mathrm{MHz}) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text {-E50, E50Y } \\ & (200 \mathrm{MHz}) \\ & \hline \end{aligned}$ |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| Clock |  |  |  |  |  |  |  |  |  |  |  |
| Average Clock cycle time (K, K\#, C, C\#) | TKHKH | 3.3 | 8.4 | 3.5 | 8.4 | 4.0 | 8.4 | 5.0 | 8.4 | ns | 1 |
| Clock phase jitter (K, K\#, C, C\#) | TKC var |  | 0.2 |  | 0.2 |  | 0.2 |  | 0.2 | ns | 2 |
| Clock HIGH time (K, K\#, C, C\#) | TKHKL | 1.32 |  | 1.5 |  | 1.6 |  | 2.0 |  | ns |  |
| Clock LOW time (K, K\#, C, C\#) | TKLKH | 1.32 |  | 1.5 |  | 1.6 |  | 2.0 |  | ns |  |
| Clock HIGH to Clock\# HIGH $(\mathrm{K} \rightarrow \mathrm{K} \#, \mathrm{C} \rightarrow \mathrm{C} \#)$ | TKHK\#H | 1.49 |  | 1.7 |  | 1.8 |  | 2.2 |  | ns |  |
| Clock\# HIGH to Clock HIGH $(\mathrm{K} \# \rightarrow \mathrm{~K}, \mathrm{C} \# \rightarrow \mathrm{C}$ ) | TK\#HKH | 1.49 |  | 1.7 |  | 1.8 |  | 2.2 |  | ns |  |
| Clock to data clock $(\mathrm{K} \rightarrow \mathrm{C}, \mathrm{~K} \# \rightarrow \mathrm{C} \#)$ | TKHCH | 0 | 1.45 | 0 | 1.65 | 0 | 1.8 | 0 | 2.3 | ns |  |
| PLL lock time (K, C) | TKC lock | 20 |  | 20 |  | 20 |  | 20 |  | $\mu \mathrm{s}$ | 3 |
| K static to PLL reset | TKC reset | 30 |  | 30 |  | 30 |  | 30 |  | ns | 4 |
| Output Times |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { CQ HIGH to CQ\# HIGH } \\ & (\mathrm{CQ} \rightarrow \mathrm{CQ} \#) \end{aligned}$ | TCQHCQ\#H | 1.24 |  | 1.35 |  | 1.55 |  | 1.95 |  | ns | 5 |
| CQ\# HIGH to CQ HIGH $(\mathrm{CQ} \# \rightarrow \mathrm{CQ})$ | TCQ\#HCQH | 1.24 |  | 1.35 |  | 1.55 |  | 1.95 |  | ns | 5 |
| C, C\# HIGH to output valid | TCHQV |  | 0.45 |  | 0.45 |  | 0.45 |  | 0.45 | ns |  |
| C, C\# HIGH to output hold | TCHQX | -0.45 |  | -0.45 |  | -0.45 |  | -0.45 |  | ns |  |
| C, C\# HIGH to echo clock valid | TCHCQV |  | 0.45 |  | 0.45 |  | 0.45 |  | 0.45 | ns |  |
| C, C\# HIGH to echo clock hold | TCHCQX | -0.45 |  | -0.45 |  | -0.45 |  | -0.45 |  | ns |  |
| CQ, CQ\# HIGH to output valid | TCQHQV |  | 0.27 |  | 0.3 |  | 0.3 |  | 0.35 | ns | 6 |
| CQ, CQ\# HIGH to output hold | TCQHQX | -0.27 |  | -0.3 |  | -0.3 |  | -0.35 |  | ns | 6 |
| C HIGH to output High-Z | TCHQZ |  | 0.45 |  | 0.45 | - | 0.45 | - | 0.45 | ns |  |
| C HIGH to output Low-Z | TCHQX1 | -0.45 |  | -0.45 |  | -0.45 |  | -0.45 |  | ns |  |
| Setup Times |  |  |  |  |  |  |  |  |  |  |  |
| Address valid to K rising edge | TAVKH | 0.4 |  | 0.5 |  | 0.5 |  | 0.6 |  | ns | 7 |
| Control inputs (R\#, W\#) valid to K rising edge | TIVKH | 0.4 |  | 0.5 |  | 0.5 |  | 0.6 |  | ns | 7 |
| Data inputs and write data select inputs (BWx\#, NWx\#) valid to K, K\# rising edge | TDVKH | 0.3 |  | 0.35 |  | 0.35 |  | 0.4 |  | ns | 7 |
| Hold Times |  |  |  |  |  |  |  |  |  |  |  |
| K rising edge to address hold | TKHAX | 0.4 |  | 0.5 |  | 0.5 |  | 0.6 |  | ns | 7 |
| K rising edge to control inputs (R\#, W\#) hold | TKHIX | 0.4 |  | 0.5 |  | 0.5 |  | 0.6 |  | ns | 7 |
| $\mathrm{K}, \mathrm{K} \#$ rising edge to data inputs and write data select inputs (BWx\#, NWx\#) hold | TKHDX | 0.3 |  | 0.35 |  | 0.35 |  | 0.4 |  | ns | 7 |

Notes 1. When debugging the system or board, these products can operate at a clock frequency slower than TKHKH (MAX.) without the PLL circuit being used, if DLL\# = LOW. Read latency (RL) is changed to 1.0 clock cycle in this operation. The AC/DC characteristics cannot be guaranteed, however.
2. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge. TKC var (MAX.) indicates a peak-to-peak value.
3. Vdd slew rate must be less than 0.1 V DC per 50 ns for PLL lock retention.

PLL lock time begins once $V_{D D}$ and input clock are stable.
It is recommended that the device is kept NOP ( $\mathrm{R} \#=\mathrm{W} \#=\mathrm{HIGH}$ ) during these cycles.
4. K input is monitored for this operation. See below for the timing.

K

or
TKC reset

K

5. Guaranteed by design.
6. Echo clock is very tightly controlled to data valid / data hold. By design, there is $a \pm 0.1 \mathrm{~ns}$ variation from echo clock to data. The data sheet parameters reflect tester guardbands and test setup variations.
7. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.

Remarks 1. This parameter is sampled.
2. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
3. Control input signals may not be operated with pulse widths less than TKHKL (MIN.).
4. If C, C\# are tied HIGH, K, K\# become the references for C, C\# timing parameters.
5. $\mathrm{V}_{\mathrm{DD}} \mathrm{i}$ is 1.5 V DC.

Read and Write Timing


Remarks 1. Q00 refers to output from address A0+0.
Q01 refers to output from the next internal burst address following A0,i.e., A0+1.
2. Outputs are disabled (high impedance) 3.5 clock cycles after the last READ (R\# = LOW) is input in the sequences of [READ]-[NOP]-[NOP], [READ]-[WRITE]-[NOP] and [READ]-[NOP]-[WRITE].
3. In this example, if address $\mathrm{A} 2=\mathrm{A} 1$, data $\mathrm{Q} 20=\mathrm{D} 10, \mathrm{Q} 21=\mathrm{D} 11, \mathrm{Q} 22=\mathrm{D} 12$ and $\mathrm{Q} 23=\mathrm{D} 13$.

Write data is forwarded immediately as read results.

Application Example


Remark AC Characteristics are defined at the condition of SRAM outputs, CQ, CQ\# and DQ with termination.

## JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Test Access Port (TAP) Pins

| Pin name | Pin assignments | Description |
| :--- | :--- | :--- |
| TCK | $2 R$ | Test Clock Input. All input are captured on the rising edge of TCK and all <br> outputs propagate from the falling edge of TCK. |
| TMS | 10 R | Test Mode Select. This is the command input for the TAP controller state <br> machine. |
| TDI | 11 R | Test Data Input. This is the input side of the serial registers placed between <br> TDI and TDO. The register placed between TDI and TDO is determined by the <br> state of the TAP controller state machine and the instruction that is currently <br> loaded in the TAP instruction. |
| TDO | $1 R$ | Test Data Output. This is the output side of the serial registers placed between <br> TDI and TDO. Output changes in response to the falling edge of TCK. |

Remark The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held HIGH for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.

JTAG DC Characteristics ( $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}, \mathrm{VDD}=1.8 \pm 0.1 \mathrm{~V}$, unless otherwise noted)

| Parameter | Symbol | Conditions | MIN. | MAX. | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: |
| JTAG Input leakage current | $\mathrm{I}_{\mathrm{LI}}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | -5.0 | +5.0 | $\mu \mathrm{~A}$ |
| $\mathrm{JTAG} / \mathrm{O}$ leakage current | $\mathrm{I}_{\mathrm{LO}}$ | $\mathrm{O} \mathrm{V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}} \mathrm{Q}$, <br> Outputs disabled | -5.0 | +5.0 | $\mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| JTAG input LOW voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | +0.5 | V |
| JTAG output HIGH voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\left\|\mathrm{I}_{\mathrm{OHC}}\right\|=100 \mu \mathrm{~A}$ | 1.6 |  | V |
|  | $\mathrm{~V}_{\mathrm{OH} 2}$ | $\left\|\mathrm{I}_{\mathrm{OHT}}\right\|=2 \mathrm{~mA}$ | 1.4 |  | V |
| JTAG output LOW voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{I}_{\mathrm{OLC}}=100 \mu \mathrm{~A}$ |  | 0.2 | V |
|  | $\mathrm{~V}_{\mathrm{OL2}}$ | $\mathrm{I}_{\mathrm{OLT}}=2 \mathrm{~mA}$ |  | 0.4 | V |

## JTAG AC Test Conditions

## Input waveform (Rise / Fall time $\leq 1 \mathrm{~ns}$ )



## Output waveform



## Output load

Figure 2. External load at test

TDO


JTAG AC Characteristics ( $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ )


## JTAG Timing Diagram



## Scan Register Definition (1)

| Register name | Description |
| :--- | :--- |
| Instruction register | The instruction register holds the instructions that are executed by the TAP controller <br> when it is moved into the run-test/idle or the various data register state. The register can <br> be loaded when it is placed between the TDI and TDO pins. The instruction register is <br> automatically preloaded with the IDCODE instruction at power-up whenever the controller <br> is placed in test-logic-reset state. |
| Bypass register | The bypass register is a single bit register that can be placed between TDI and TDO. It <br> allows serial test data to be passed through the RAMs TAP to another device in the scan <br> chain with as little delay as possible. |
| ID register | The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit <br> code when the controller is put in capture-DR state with the IDCODE command loaded in <br> the instruction register. The register is then placed between the TDI and TDO pins when <br> the controller is moved into shift-DR state. |
| Boundary register | The boundary register, under the control of the TAP controller, is loaded with the contents <br> of the RAMs I/O ring when the controller is in capture-DR state and then is placed <br> between the TDI and TDO pins when the controller is moved to shift-DR state. Several |
| TAP instructions can be used to activate the boundary register. |  |
| The Scan Exit Order tables describe which device bump connects to each boundary |  |
| register location. The first column defines the bit's position in the boundary register. The |  |
| second column is the name of the input or I/O at the bump and the third column is the |  |
| bump number. |  |

## Scan Register Definition (2)

| Register name | Bit size | Unit |
| :--- | :---: | :---: |
| Instruction register | 3 | bit |
| Bypass register | 1 | bit |
| ID register | 32 | bit |
| Boundary register | 109 | bit |

ID Register Definition

| Part number | Organization | ID [31:28] vendor <br> revision no. | ID [27:12] part no. | ID [11:1] vendor <br> ID no. | ID [0] fix bit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD44325084B | $4 \mathrm{M} \times 8$ | XXXX | 0000000001001101 | 00000010000 | 1 |
| $\mu \mathrm{PD} 44325094 \mathrm{~B}$ | $4 \mathrm{M} \times 9$ | XXXX | 0000000001001110 | 00000010000 | 1 |
| $\mu \mathrm{PD} 44325184 \mathrm{~B}$ | $2 \mathrm{M} \times 18$ | XXXX | 0000000001001111 | 00000010000 | 1 |
| $\mu \mathrm{PD} 44325364 \mathrm{~B}$ | $1 \mathrm{M} \times 36$ | XXXX | 0000000001010000 | 00000010000 | 1 |

SCAN Exit Order

| Bit no. | Signal name |  |  |  | Bump ID |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | x8 | x9 | x18 | x36 |  |
| 1 | C\# |  |  |  | 6R |
| 2 | C |  |  |  | 6P |
| 3 | A |  |  |  | 6N |
| 4 | A |  |  |  | 7P |
| 5 | A |  |  |  | 7N |
| 6 | A |  |  |  | 7R |
| 7 | A |  |  |  | 8R |
| 8 | A |  |  |  | 8P |
| 9 | A |  |  |  | 9R |
| 10 | NC | Q0 | Q0 | Q0 | 11P |
| 11 | NC | D0 | D0 | D0 | 10P |
| 12 | NC | NC | NC | D9 | 10N |
| 13 | NC | NC | NC | Q9 | 9P |
| 14 | NC | NC | Q1 | Q1 | 10M |
| 15 | NC | NC | D1 | D1 | 11 N |
| 16 | NC | NC | NC | D10 | 9M |
| 17 | NC | NC | NC | Q10 | 9N |
| 18 | Q0 | Q1 | Q2 | Q2 | 11L |
| 19 | D0 | D1 | D2 | D2 | 11M |
| 20 | NC | NC | NC | D11 | 9L |
| 21 | NC | NC | NC | Q11 | 10L |
| 22 | NC | NC | Q3 | Q3 | 11K |
| 23 | NC | NC | D3 | D3 | 10K |
| 24 | NC | NC | NC | D12 | 9J |
| 25 | NC | NC | NC | Q12 | 9K |
| 26 | Q1 | Q2 | Q4 | Q4 | 10J |
| 27 | D1 | D2 | D4 | D4 | 11J |
| 28 |  |  |  |  | 11H |
| 29 | NC | NC | NC | D13 | 10G |
| 30 | NC | NC | NC | Q13 | 9G |
| 31 | NC | NC | Q5 | Q5 | 11F |
| 32 | NC | NC | D5 | D5 | 11G |
| 33 | NC | NC | NC | D14 | 9F |
| 34 | NC | NC | NC | Q14 | 10F |
| 35 | Q2 | Q3 | Q6 | Q6 | 11E |
| 36 | D2 | D3 | D6 | D6 | 10E |


| Bit no. | Signal name |  |  |  | Bump ID |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | x8 | x9 | x18 | x36 |  |
| 37 | NC | NC | NC | D15 | 10D |
| 38 | NC | NC | NC | Q15 | 9E |
| 39 | NC | NC | Q7 | Q7 | 10C |
| 40 | NC | NC | D7 | D7 | 11D |
| 41 | NC | NC | NC | D16 | 9C |
| 42 | NC | NC | NC | Q16 | 9D |
| 43 | Q3 | Q4 | Q8 | Q8 | 11B |
| 44 | D3 | D4 | D8 | D8 | 11C |
| 45 | NC | NC | NC | D17 | 9B |
| 46 | NC | NC | NC | Q17 | 10B |
| 47 |  | C | Q |  | 11A |
| 48 | A | A | VSS | VSS | 10A |
| 49 |  | A | A |  | 9A |
| 50 |  | A | A |  | 8B |
| 51 |  | A | A |  | 7C |
| 52 |  | N | C |  | 6C |
| 53 |  | R |  |  | 8A |
| 54 | NC | NC | NC | BW1\# | 7A |
| 55 | NWO\# | BW0\# | BWO\# | BWO\# | 7B |
| 56 |  | K | K |  | 6B |
| 57 |  | K |  |  | 6A |
| 58 | NC | NC | NC | BW3\# | 5B |
| 59 | NW1\# | NC | BW1\# | BW2\# | 5A |
| 60 |  | W | \# |  | 4A |
| 61 |  | A | A |  | 5C |
| 62 |  | A | A |  | 4B |
| 63 | A | A | A | NC | 3A |
| 64 |  | VS | S |  | 2A |
| 65 |  | CO | \# |  | 1A |
| 66 | NC | NC | Q9 | Q18 | 2B |
| 67 | NC | NC | D9 | D18 | 3B |
| 68 | NC | NC | NC | D27 | 1C |
| 69 | NC | NC | NC | Q27 | 1B |
| 70 | NC | NC | Q10 | Q19 | 3D |
| 71 | NC | NC | D10 | D19 | 3C |
| 72 | NC | NC | NC | D28 | 1D |


| Bit no. | Signal name |  |  |  | Bump ID |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | x8 | x9 | x18 | x36 |  |
| 73 | NC | NC | NC | Q28 | 2C |
| 74 | Q4 | Q5 | Q11 | Q20 | 3E |
| 75 | D4 | D5 | D11 | D20 | 2D |
| 76 | NC | NC | NC | D29 | 2E |
| 77 | NC | NC | NC | Q29 | 1E |
| 78 | NC | NC | Q12 | Q21 | 2F |
| 79 | NC | NC | D12 | D21 | 3F |
| 80 | NC | NC | NC | D30 | 1G |
| 81 | NC | NC | NC | Q30 | 1F |
| 82 | Q5 | Q6 | Q13 | Q22 | 3G |
| 83 | D5 | D6 | D13 | D22 | 2G |
| 84 | DLL\# |  |  |  | 1H |
| 85 | NC | NC | NC | D31 | 1 J |
| 86 | NC | NC | NC | Q31 | 2 J |
| 87 | NC | NC | Q14 | Q23 | 3K |
| 88 | NC | NC | D14 | D23 | 3 J |
| 89 | NC | NC | NC | D32 | 2K |
| 90 | NC | NC | NC | Q32 | 1K |
| 91 | Q6 | Q7 | Q15 | Q24 | 2L |
| 92 | D6 | D7 | D15 | D24 | 3L |
| 93 | NC | NC | NC | D33 | 1M |
| 94 | NC | NC | NC | Q33 | 1L |
| 95 | NC | NC | Q16 | Q25 | 3N |
| 96 | NC | NC | D16 | D25 | 3M |
| 97 | NC | NC | NC | D34 | 1N |
| 98 | NC | NC | NC | Q34 | 2M |
| 99 | Q7 | Q8 | Q17 | Q26 | 3P |
| 100 | D7 | D8 | D17 | D26 | 2N |
| 101 | NC | NC | NC | D35 | 2P |
| 102 | NC | NC | NC | Q35 | 1P |
| 103 | A |  |  |  | 3R |
| 104 | A |  |  |  | 4R |
| 105 | A |  |  |  | 4P |
| 106 | A |  |  |  | 5P |
| 107 | A |  |  |  | 5N |
| 108 | A |  |  |  | 5R |
| 109 | - |  |  |  | Intern |

Remarks Bump ID 10A of bit no. 48 can also be used as NC if the product is x 18 or x 36 .
Bump ID 2A of bit no. 64 can also be used as NC.
The register always indicates LOW, however.

JTAG Instructions

| Instructions | Description |
| :--- | :--- |
| EXTEST | The EXTEST instruction allows circuitry external to the component package to be tested. <br> Boundary-scan register cells at output pins are used to apply test vectors, while those at <br> input pins capture test results. Typically, the first test vector to be applied using the <br> EXTEST instruction will be shifted into the boundary scan register using the PRELOAD <br> instruction. Thus, during the update-IR state of EXTEST, the output drive is turned on and <br> the PRELOAD data is driven onto the output pins. |
| IDCODE | The IDCODE instruction causes the ID ROM to be loaded into the ID register when the <br> controller is in capture-DR mode and places the ID register between the TDI and TDO pins <br> in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up <br> and any time the controller is placed in the test-logic-reset state. |
| BYPASS | When the BYPASS instruction is loaded in the instruction register, the bypass register is <br> placed between TDI and TDO. This occurs when the TAP controller is moved to the shift- <br> DR state. This allows the board level scan path to be shortened to facilitate testing of other <br> devices in the scan path. |
| SAMPLE / PRELOAD | SAMPLE / PRELOAD is a Standard 1149.1 mandatory public instruction. When the <br> SAMPLE / PRELOAD instruction is loaded in the instruction register, moving the TAP <br> controller into the capture-DR state loads the data in the RAMs input and DQ pins into the <br> boundary scan register. Because the RAM clock(s) are independent from the TAP clock <br> (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input <br> buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample <br> metastable input will not harm the device, repeatable results cannot be expected. RAM <br> input signals must be stabilized for long enough to meet the TAPs input data capture setup <br> plus hold time (tCS plus tCH). The RAMs clock inputs need not be paused for any other <br> TAP operation except capturing the I/O ring contents into the boundary scan register. <br> Moving the controller to shift-DR state then places the boundary scan register between the <br> TDI and TDO pins. |
| SAMPLE-Z | If the SAMPLE-Z instruction is loaded in the instruction register, all RAM DQ pins are <br> forced to an inactive drive state (high impedance) and the boundary register is connected <br> between TDI and TDO when the TAP controller is moved to the shift-DR state. |

JTAG Instruction Coding

| IR2 | IR1 | IR0 | Instruction | Note |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | EXTEST |  |
| 0 | 0 | 1 | IDCODE |  |
| 0 | 1 | 0 | SAMPLE-Z | 1 |
| 0 | 1 | 1 | RESERVED | 2 |
| 1 | 0 | 0 | SAMPLE / PRELOAD |  |
| 1 | 0 | 1 | RESERVED | 2 |
| 1 | 1 | 0 | RESERVED | 2 |
| 1 | 1 | 1 | BYPASS |  |

Notes 1. TRISTATE all DQ pins and CAPTURE the pad values into a SERIAL SCAN LATCH.
2. Do not use this instruction code because the vendor uses it to evaluate this product.

Output Pin States of CQ, CQ\# and Q

| Instructions | Control-Register Status | Output Pin Status |  |
| :--- | :---: | :---: | :---: |
|  |  | CQ,CQ\# | Q |
| EXTEST | 0 | Update | High-Z |
|  | 1 | Update | Update |
| IDCODE | 0 | SRAM | SRAM |
|  | 1 | SRAM | SRAM |
| SAMPLE-Z | 0 | High-Z | High-Z |
|  | 1 | High-Z | High-Z |
|  | 0 | SRAM | SRAM |
| BYPASS | 1 | SRAM | SRAM |
|  | 0 | SRAM | SRAM |
|  | 1 | SRAM | SRAM |

Remark The output pin statuses during each instruction vary according to the Control-Register status (value of Boundary Scan Register, bit no. 109).

There are three statuses:

Update : Contents of the "Update Register" are output to the output pin (QDR Pad).

SRAM : Contents of the SRAM internal output "SRAM Output" are output to the output pin (QDR Pad).

High-Z : The output pin (QDR Pad) becomes high impedance by controlling of the "High-Z JTAG ctrl".


Boundary Scan Register Status of Output Pins CQ, CQ\# and Q

| Instructions | SRAM Status | Boundary Scan Register Status |  | Note |
| :--- | :---: | :---: | :---: | :---: |
|  |  | CQ,CQ\# | Q |  |
| EXTEST | READ (Low-Z) | Pad | Pad | No definition |
|  | NOP (High-Z) | Pad | Pad |  |
|  | READ (Low-Z) | - | - |  |
| SAMPLE-Z | NOP (High-Z) | - | Pad |  |
|  | READ (Low-Z) | Pad | Pad |  |
|  | SAMPLE | NOP (High-Z) | Pad | Internal |
| BYPASS | READ (Low-Z) | Internal | Pad |  |
|  | NOP (High-Z) | Internal | - | - |

Remark The Boundary Scan Register statuses during execution each instruction vary according to the instruction code and SRAM operation mode.

There are two statuses:

Pad : Contents of the output pin (QDR Pad) are captured in the "CAPTURE Register" in the Boundary Scan Register.

Internal : Contents of the SRAM internal output "SRAM Output" are captured in the "CAPTURE Register" in the Boundary Scan Register.


TAP Controller State Diagram


## Disabling the Test Access Port

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to $\mathrm{V}_{\text {SS }}$ to preclude mid level inputs. TDI and TMS may be left open but fix them to $\mathrm{V}_{\mathrm{DD}}$ via a resistor of about $1 \mathrm{k} \Omega$ when the TAP controller is not used. TDO should be left unconnected also when the TAP controller is not used.
Test Logic Operation (Instruction Scan)



Test Logic (Data Scan)

Instruction
Register state
$\stackrel{\circ}{\circ}$

## Package Dimensions

## 165-PIN PLASTIC BGA(15x17)



|  | (UNIT:mm) |
| :---: | :--- |
| ITEM | DIMENSIONS |
| D | $15.00 \pm 0.10$ |
| $E$ | $17.00 \pm 0.10$ |
| $w$ | 0.30 |
| A | $1.35 \pm 0.11$ |
| A1 | $0.37 \pm 0.05$ |
| A2 | 0.98 |
| $e$ | 1.00 |
| $b$ | $0.50_{-0.05}^{+0.10}$ |
| $x$ | 0.10 |
| $y$ | 0.15 |
| $y 1$ | 0.25 |
| ZD | 2.50 |
| ZE | 1.50 |
| P165F5-100-FQ1-1 |  |

© Renesas Electronics Corporation 2010

## Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of these products.

## Types of Surface Mount Devices

```
\muPD44325084BF5-FQ1 : 165-pin PLASTIC BGA (15 x 17)
\muPD44325094BF5-FQ1 : 165-pin PLASTIC BGA (15 x 17)
\muPD44325184BF5-FQ1 : 165-pin PLASTIC BGA (15 x 17)
\muPD44325364BF5-FQ1 : 165-pin PLASTIC BGA (15 x 17)
```


## Quality Grade

- A quality grade of the products is "Standard".
- Anti-radioactive design is not implemented in the products.
- Semiconductor devices have the possibility of unexpected defects by affection of cosmic ray that reach to the ground and so forth.

| Rev. | Date | Description |  |
| :--- | :---: | :---: | :--- |
|  |  | Page | Summary |
| 1st edition | '08.03.01 | - | New Preliminary Data Sheet |
| 2nd edition | '10.03.01 | P14 | DC Characteristics (Modification, Spec of I ${ }_{\mathrm{DD}}$ and I $_{\text {SB1 }}$ ) |
|  |  | P15 | Thermal Characteristics (Modification, Spec) |
| Rev.1.00 | '10.09.10 | Throughout | Preliminary Data Sheet $\rightarrow$ Data Sheet |
| Rev.2.00 | '11.09.12 | Throughout | Add Lead and the extended temperature operation product |

## Notice

4. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
5. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
6. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
7. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
8. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
9. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
10. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
11. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
12. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer sofftware alone is very difificult, please evaluate the safety of the final products or system manufactured by you.
13. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
14. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
15. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries, (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## RENESAS

SALES OFFICES
Renesas Electronics Corporation
Refer to "http://www.renesas.com/" for the latest and detailed information.

```
Renesas Electronics America Inc.
280 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A
Tel: +1-408-588-6000, Fax: +1-408-588-6130
Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220
Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900
Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-21-65030, rax. +49-211-6503-1
Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Renesas Electronics (Shanghai) Co, Ltd
M,
Renesas Electronics Hong Kong Limited
M,
Renesas Electronics Taiwan Co., Ltd.
TF, No. +886-2-8175-9600, Fax: +886 2-8175-9670
Renesas Electronics Singapore Pte. Ltd.
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Renesas Electronics Malaysia Sdn Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Renesas Electronics Korea Co., Ltd.
M1F.,Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
```

