

74ABT16501

18-Bit Universal Bus Transceivers with TRI-STATE® Outputs

General Description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and $\overline{\text{OEBA}}$), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output-enable OEAB is active-high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and $\overline{\text{OEBA}}$ is active low).

To ensure the high-impedance state during power up or power down, OE inputs should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Features

- Combines D-Type latches and D-Type flip-flops for operation in transparent, latched, or clocked mode
- Flow-through architecture optimizes PCB layout
- Guaranteed latch-up protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability


Commercial	Package Number	Package Description
74ABT16501CSSC (Note 1)	MS56A	56-Lead (0.300" Wide) Molded Shrink Small Outline, JEDEC (SSOP)
74ABT16501CMTD (Notes 1, 2)	MTD56	56-Lead Molded Thin Shrink Small Outline, JEDEC (TSSOP)

Note 1: Devices also available in 13" reel. Use suffix = SSCX and MTDX.

Note 2: Contact factory for package availability.

Connection Diagram

Pin Assignment for SSOP



TL/F/11690-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Function Table†

OEAB	Inputs			Output B
	LEAB	CLKAB	A	
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	B ₀ ‡
H	L	L	X	B ₀ §

† A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	
Plastic	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output in the Disabled or Power-off State	-0.5V to 5.5V
in the HIGH State	-0.5V to V _{CC}
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

DC Latchup Source Current	-500 mA
Over Voltage Latchup (I/O)	10V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Commercial	-40°C to +85°C
Supply Voltage	
Commercial	+4.5V to +5.5V
Minimum Input Edge Rate	($\Delta V/\Delta t$)
Data Input	50 mV/ns
Enable Input	20 mV/ns

DC Electrical Characteristics

Symbol	Parameter	ABT16501			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	74ABT	2.5		V	Min	I _{OH} = -3 mA
		74ABT	2.0		V	Min	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage	74ABT		0.55	V	Min	I _{OL} = 64 mA
I _{IH}	Input HIGH Current			5 5	μA	Max	V _{IN} = 2.7V (Note 1) V _{IN} = V _{CC}
I _{BVI}	Input HIGH Current Breakdown Test			7	μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current			-5 -5	μA	Max	V _{IN} = 0.5V (Note 1) V _{IN} = 0.0V
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Current			50	μA	0 - 5.5V	V _{OUT} = 2.7V; \overline{OE} , OE = 2.0V
I _{IL} + I _{OZL}	Output Leakage Current			-50	μA	0 - 5.5V	V _{OUT} = 0.5V; \overline{OE} , OE = 2.0V
I _{OS}	Output Short-Circuit Current	-100		-275	mA	Max	V _{OUT} = 0V
I _{CEX}	Output High Leakage Current			50	μA	Max	V _{OUT} = V _{CC}
I _{ZZ}	Bus Drainage Test			100	μA	0.0	V _{OUT} = 5.5V; All Others GND
I _{CCH}	Power Supply Current			1.0	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			68	mA	Max	A _n or B _n Outputs Low
I _{CCZ}	Power Supply Current			1.0	mA	Max	$\overline{OE}_n = V_{CC}$, All Others at V _{CC} or GND
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	V _I = V _{CC} - 2.1V All Others at V _{CC} or GND
I _{CCD}	Dynamic I _{CC} (Note 1)	No Load		0.23	mA/ MHz	Max	Outputs Open Transparent Mode One Bit Toggling, 50% Duty Cycle

Note 1: Guaranteed, but not tested.

DC Electrical Characteristics (Continued)

Symbol	Parameter	Min	Typ	Max	Units	V _{CC}	Conditions
							C _L = 50 pF; R _L = 500Ω
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.2	V	5.0	T _A = 25°C (Note 1)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.5	-1.0		V	5.0	T _A = 25°C (Note 1)
V _{OHV}	Minimum High Level Dynamic Output Voltage	2.5	3.0		V	5.0	T _A = 25°C (Note 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	2.2	1.8		V	5.0	T _A = 25°C (Note 2)
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.2	0.8	V	5.0	T _A = 25°C (Note 2)

Note 1: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 2: Max number of data inputs (n) switching. n - 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

Note 3: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics

Symbol	Parameter	74ABT			74ABT		Units
		T _A = +25°C V _{CC} = +5V C _L = 50 pF			T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 50 pF		
		Min	Typ	Max	Min	Max	
f _{max}	Maximum Clock Frequency	150	200		150		MHz
t _{PLH}	Propagation Delay A or B to B or A	1.0	2.7	4.6	1.0	4.6	ns
t _{PHL}		1.0	3.2	4.6	1.0	4.6	
t _{PLH}	Propagation Delay LEAB or LEBA to B or A	1.0	3.1	5.0	1.0	5.0	ns
t _{PHL}		1.0	3.6	5.5	1.0	5.5	
t _{PLH}	Propagation Delay CLKAB or CLKBA to B or A	1.0	3.4	5.3	1.0	5.3	ns
t _{PHL}		1.0	3.7	5.3	1.0	5.3	
t _{PZH}	Propagation Delay OEAB or OEBA to B or A	1.5	2.7	5.6	1.5	5.6	ns
t _{PZL}		1.5	3.0	5.6	1.5	5.6	
t _{PHZ}	Propagation Delay OEAB or OEBA to B or A	1.5	3.7	6.0	1.5	6.0	ns
t _{PLZ}		1.5	3.2	6.0	1.5	6.0	

AC Operating Requirements


Symbol	Parameter	74ABT		74ABT		Units
		T _A = +25°C V _{CC} = +5V C _L = 50 pF		T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 50 pF		
		Min	Max	Min	Max	
t _s (H) t _s (L)	Setup Time, A to CLKAB, B to CLKBA	4.0		4.0		ns
t _h (H) t _h (L)	Hold Time, A to CLKAB, B to CLKBA	0		0		ns
t _s (H) t _s (L)	Setup Time, A to LEAB or B to LEBA, CLK High	4.0		4.0		ns
t _h (H) t _h (L)	Hold Time, A to LEAB or B to LEBA, CLK High	1.5		1.5		ns
t _s (H) t _s (L)	Setup Time, A to LEAB or B to LEBA, CLK Low	1.5		1.5		ns
t _h (H) t _h (L)	Hold Time, A to LEAB or B to LEBA, CLK Low	1.5		1.5		ns
t _w (H) t _w (L)	Pulse Width, LEAB or LEBA, High	3.3		3.3		ns
t _w (H) t _w (L)	Pulse Width, CLKAB or CLKBA, High or Low	3.3		3.3		ns

Capacitance

Symbol	Parameter	Typ	Units	Conditions, T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 0.0V
C _{I/O} (Note 1)	Output Capacitance	11.0	pF	V _{CC} = 5.0V

Note 1: C_{I/O} is measured at frequency f = 1 MHz per MIL-STD-883B, Method 3012.


AC Loading



TL/F/11690-3

*Includes jig and probe capacitance.

FIGURE 1. Standard AC Test Load




TL/F/11690-4

FIGURE 2a. $V_M = 1.5V$

Input Pulse Requirements


Amplitude	Rep. Rate	t_w	t_r	t_f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 2b. Test Input Signal Requirements




TL/F/11690-5

FIGURE 3. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




TL/F/11690-6

FIGURE 4. Propagation Delay, Pulse Width Waveforms



TL/F/11690-7

FIGURE 5. TRI-STATE Output HIGH and LOW Enable and Disable Times




TL/F/11690-8

FIGURE 6. Setup Time, Hold Time and Recovery Time Waveforms


Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



TL/F/11690-9

Physical Dimensions inches (millimeters)



56-Lead SSOP (0.300" Wide) (SS)
NS Package Number MS56A

