



# BIPOLAR ANALOG INTEGRATED CIRCUIT $\mu PC8179TK$

# 3 V SILICON MMIC LOW CURRENT AMPLIFIER FOR MOBILE COMMUNICATIONS

#### DESCRIPTION

The  $\mu$ PC8179TK is a silicon monolithic integrated circuit designed as amplifier for mobile communications. This IC can realize low current consumption with external chip inductor which can not be realized on internal 50  $\Omega$  wide band matched IC.  $\mu$ PC8179TK adopts 6-pin lead-less minimold package using same chip as the conventional  $\mu$ PC8179TB in 6-pin super minimold.

TK suffix IC which is smaller package than TB suffix IC contributes to reduce mounting space by 50%. This IC is manufactured using our 30 GHz fmax UHS0 (<u>U</u>Itra <u>High</u> <u>Speed</u> Process) silicon bipolar process.

#### FEATURES

•	Low current consumption	: lcc = 4.0 mA TYP. @ Vcc = 3.0 V
•	Supply voltage	: Vcc = 2.4 to 3.3 V
•	Excellent isolation	: ISL = 43.0 dB TYP. @ f = 1.0 GHz
		ISL = 42.0 dB TYP. @ f = 1.9 GHz
		ISL = 42.0 dB TYP. @ f = 2.4 GHz
•	Power gain	: G <sub>P</sub> = 13.5 dB TYP. @ f = 1.0 GHz
		G <sub>P</sub> = 15.5 dB TYP. @ f = 1.9 GHz
		G <sub>P</sub> = 16.0 dB TYP. @ f = 2.4 GHz
•	Gain 1 dB compression output power	: Po (1 dB) = +2.0 dBm TYP. @ f = 1.0 GHz
		Po (1 dB) = +0.5 dBm TYP. @ f = 1.9 GHz
		Po(1 dB) = +0.5 dBm TYP. @ f = 2.4 GHz
•	Operating frequency	: 0.1 to 2.4 GHz (Output port LC matching)
•	High-density surface mounting	: 6-pin lead-less minimold package (1.5 $\times$ 1.3 $\times$ 0.55 mm)
•	Light weight	: 3 mg (Standard value)

#### APPLICATION

• Buffer amplifiers on 0.1 to 2.4 GHz mobile communications system

Caution: Observe precautions when handling because these devices are sensitive to electrostatic discharge

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

# ORDERING INFORMATION

Part Number	Order Number	Package	Marking	Supplying Form
μΡC8179TK-E2	μΡC8179TK-E2-A	6-pin lead-less minimold (1511) (Pb-Free) <sup>Note</sup>	6C	<ul> <li>Embossed tape 8 mm wide</li> <li>Pin 1, 6 face the perforation side of the tape</li> <li>Qty 5 kpcs/reel</li> </ul>

**Note** With regards to terminal solder (the solder contains lead) plated products (conventionally plated), contact your nearby sales office.

**Remark** To order evaluation samples, contact your nearby sales office. Part number for sample order:  $\mu$ PC8179TK-A

#### Parameter 1.0 GHz output port 1.66 GHz output port 1.9 GHz output port 2.4 GHz output port Marking matching frequency matching frequency matching frequency matching frequency GP ISL PO (1dB) GP ISL PO (1dB) GP ISL PO (1dB) GP ISL PO (1dB) lcc Part No. (dB) (dB) (dBm) (dB) (dB) (dBm) (dB) (dB) (dBm) (dB) (dB) (dBm) (mA) μPC8178TB 38.0 C3B 1.9 11.0 39.0 -4.0 \_ \_ \_ 11.5 40.0 -7.0 11.5 -7.5 μPC8178TK 40.0 -5.5 42.0 6B 11.0 11.0 41.0 -8.0 11.0 -8.0 1.9 \_ \_ \_ μPC8179TB 4.0 13.5 44.0 +3.0 15.5 42.0 +1.5 15.5 41.0 +1.0 C3C \_ \_ \_ μPC8179TK 4.0 13.5 43.0 +2.0 15.5 42.0 +0.5 16.0 42.0 +0.5 6C \_ \_ \_ μPC8128TB 2.8 12.5 39.0 -4.0 13.0 39.0 37.0 -4.0 C2P -4.0 13.0 \_ \_ \_ μPC8151TB 4.2 12.5 38.0 +2.5 15.0 36.0 +1.5 15.0 34.0 +0.5 C2U \_ \_ \_ μPC8152TB 5.6 23.0 40.0 -4.5 19.5 38.0 -8.5 17.5 35.0 -8.5 C2V \_ \_ \_


# **PRODUCT** LINE-UP (TA = +25°C, Vcc = Vout = 3.0 V, Zs = ZL = 50 $\Omega$ )

Remarks 1. Typical performance. Please refer to ELECTRICAL CHARACTERISTICS in detail.

2. To know the associated product, please refer to each latest data sheet.


#### SYSTEM APPLICATION EXAMPLE

#### Location examples in digital cellular



These ICs can be added to your system around <u>A</u> parts, when you need more isolation or gain. The application herein, however, shows only examples, therefore the application can depend on your kit evaluation.

## **PIN CONNECTIONS**



Pin No.	Pin Name
1	INPUT
2	GND
3	GND
4	OUTPUT
5	GND
6	Vcc

# PIN EXPLANATION

Pin No.	Pin Name	Applied Voltage (V)	Pin Voltage (V) <sup>Note</sup>	Function and Applications	Internal Equivalent Circuit
1	INPUT	_	0.90	Signal input pin. A internal matching circuit, configured with resisters, enables 50 $\Omega$ connection over a wide band. This pin must be coupled to signal source with capacitor for DC cut.	
2 3 5	GND	0	_	Ground pin. This pin should be connected to system ground with minimum inductance. Ground pattern on the board should be formed as wide as possible. All the ground pins must be con- nected together with wide ground pattern to decrease impedance defference.	
4	OUTPUT	Voltage as same as Vcc through external inductor	_	Signal output pin. This pin is de- signed as collector output. Due to the high impedance output, this pin should be externally equipped with LC matching circuit to next stage. For L, a size 1 005 chip inductor can be chosen.	
6	Vcc	2.4 to 3.3	_	Power supply pin. This pin should be externally equipped with bypass capacitor to minimize its impedance.	

Note Pin voltage is measured at Vcc = 3.0 V.

# ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Ratings	Unit
Supply Voltage	Vcc	T <sub>A</sub> = +25°C, Pin 4, Pin 6	3.6	V
Circuit Current	lcc	T <sub>A</sub> = +25°C	15	mA
Power Dissipation	PD	T <sub>A</sub> = +85°C <b>Note</b>	232	mW
Operating Ambient Temperature	TA		-40 to +85	°C
Storage Temperature	Tstg		-55 to +150	°C
Input Power	Pin	T <sub>A</sub> = +25°C	+5	dBm

Note Mounted on double-sided copper-clad  $50 \times 50 \times 1.6$  mm epoxy glass PWB

#### **RECOMMENDED OPERATING RANGE**

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Remarks
Supply Voltage	Vcc	2.4	3.0	3.3	V	The same voltage should be applied to pin 4 and pin 6.
Operating Ambient Temperature	TA	-40	+25	+85	°C	


#### ELECTRICAL CHARACTERISTICS

(Unless otherwise specified,  $T_A = +25^{\circ}C$ ,  $V_{CC} = V_{out} = 3.0$  V,  $Z_S = Z_L = 50 \Omega$ , at LC matched frequency)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Circuit Current	lcc	No signal	2.9	4.0	5.4	mA
Power Gain	GP	f = 1.0 GHz, P <sub>in</sub> = -30 dBm	11.0	13.5	15.5	dB
		f = 1.9 GHz, P <sub>in</sub> = -30 dBm	13.0	15.5	17.5	
		$f = 2.4 \text{ GHz}, P_{in} = -30 \text{ dBm}$	14.0	16.0	18.5	
Isolation	ISL	f = 1.0 GHz, Pin = -30 dBm	39.0	43.0	-	dB
		f = 1.9 GHz, Pin = -30 dBm	37.0	42.0	-	
		f = 2.4 GHz, Pin = -30 dBm	37.0	42.0	-	
Gain 1 dB Compression Output	<b>P</b> O (1 dB)	f = 1.0 GHz	-0.5	+2.0	-	dBm
Power		f = 1.9 GHz	-2.0	+0.5	_	
		f = 2.4 GHz	-3.0	+0.5	_	
Noise Figure	NF	f = 1.0 GHz	_	5.0	6.5	dB
		f = 1.9 GHz	_	5.0	6.5	
		f = 2.4 GHz	_	5.0	6.5	
Input Return Loss	RLin	f = 1.0 GHz, Pin = −30 dBm	4.0	7.0	-	dB
		f = 1.9 GHz, Pin = -30 dBm	4.0	7.0	-	
		f = 2.4 GHz, Pin = −30 dBm	6.0	9.0	_	

## TEST CIRCUITS

<1> f = 1.0 GHz





<2> f = 1.9 GHz



<3> f = 2.4 GHz Output port matching circuit Ce C₄≑ C₃≑ Vcc  $\frac{1}{7}$  $\frac{1}{1}$ 7/7 000 Ŀ 6 Cı C2 Lı 4 IN 🕞 Ο Ουτ ╢ DUT 000 ╢╴ Strip Line : 4 mm 2, 3, 5 Strip Line : 3 mm 7/7

#### **ILLUSTRATION OF THE TEST CIRCUIT ASSEMBLED ON EVALUATION BOARD**






Remarks 1.  $42 \times 35 \times 0.4$  mm double-sided copper-clad polyimide board

- 2. Back side: GND pattern
- 3. Gold plated on pattern
- 4. o :Through holes

#### COMPONENT LIST

Form	Symbol	Value	Type code	Maker
Chip capacitor	C1, C3	1 000 pF	1 000 pF GRM40CH102J50PT	
	C2	0.75 pF	GRM39CKR75C50PT	murata
	C4	5 pF	GRM39CH050C50PT	murata
	C₅	8 pF	GRM39CH080D50PT	murata
Feed-though Capacitor	C <sub>6</sub>	1 000 pF	DFT301-801 × 7R102S50	murata
Chip inductor	Lı	12 nH	LL1608-FH12N	токо

#### <2> f = 1.9 GHz




Remarks 1.  $42 \times 35 \times 0.4$  mm double-sided copper-clad polyimide board

- 2. Back side: GND pattern
- 3. Gold plated on pattern
- 4. o:Through holes

#### COMPONENT LIST

Form	Symbol	Value	Type code	Maker
Chip capacitor	C1, C3, C5, C6	1 000 pF	GRM40CH102J50PT	murata
	C2	0.5 pF	GRM39CKR5C50PT	murata
	C4	8 pF	GRM39CH080D50PT	murata
Feed-though Capacitor	C7	1 000 pF	DFT301-801 × 7R102S50	murata
Chip inductor	L1	2.7 nH	LL1608-FH2N7S	токо

#### <3> f = 2.4 GHz



Remarks 1.  $42 \times 35 \times 0.4$  mm double-sided copper-clad polyimide board


- 2. Back side: GND pattern
- 3. Gold plated on pattern
- 4. o :Through holes

#### COMPONENT LIST

Form	Symbol	Value	Type code	Maker
Chip capacitor	C1, C2, C4, C5	1 000 pF	GRM40CH102J50PT	murata
	Сз	10 pF	GRM39CH100D50PT	murata
Feed-though Capacitor	C <sub>6</sub>	1 000 pF	DFT301-801 × 7R102S50	murata
Chip inductor	L1	2.7 nH	LL1608-FH2N7S	токо
	L2	1.8 nH	LL1608-FH1N8S	токо


# ■ TYPICAL CHARACTERISTICS (T<sub>A</sub> = +25°C, unless otherwise specified)


CIRCUIT CURRENT vs. SUPPLY VOLTAGE




**Remark** The graph indicates nominal characteristics.


# f = 1.0 GHz MATCHING









#### S21-FREQUENCY




**Remark** The graphs indicate nominal characteristics.

#### S12-FREQUENCY










#### S11-FREQUENCY

#### S21-FREQUENCY




Remark The graphs indicate nominal characteristics.






**OUTPUT POWER vs. INPUT POWER** 


**OUTPUT POWER vs. INPUT POWER** 




Input Power Pin (dBm)

Remark The graphs indicate nominal characteristics.






NOISE FIGURE vs. SUPPLY VOLTAGE




**Remark** The graphs indicate nominal characteristics.

OUTPUT POWER, IM3 vs. INPUT POWER





3RD ORDER INTERMODULATION DISTORTION vs. OUTPUT POWER OF EACH TONE




Output Power of Each Tone Pout (each) (dBm)

# f = 1.9 GHz MATCHING






S11-FREQUENCY










**Remark** The graphs indicate nominal characteristics.

S12-FREQUENCY









#### S11-FREQUENCY







Remark The graphs indicate nominal characteristics.





#### S12-FREQUENCY






Remark The graphs indicate nominal characteristics.





NOISE FIGURE vs. SUPPLY VOLTAGE




Remark The graphs indicate nominal characteristics.


**OUTPUT POWER, IM3 vs. INPUT POWER** IM<sub>3</sub> (dBm) 20 OIP3 = 10.4 dBm 10 Pout (undes Output power Pout (dBm) 3rd Order Intermodulation Distortion 0 -10 Pout (de -20 IM3 (des) -30 IM3 (unde -40 -50 -60 Vcc = 3.0 V f1 = 1 900 MHz f2 = 1 901 MHz -70 -80 **\_**30 -20 -10 0


Input Power Pin (dBm)

3RD ORDER INTERMODULATION DISTORTION vs. OUTPUT POWER OF EACH TONE




# f = 2.4 GHz MATCHING






S11-FREQUENCY





#### S21-FREQUENCY




**Remark** The graphs indicate nominal characteristics.

#### S12-FREQUENCY










#### S11-FREQUENCY







Remark The graphs indicate nominal characteristics.







**OUTPUT POWER vs. INPUT POWER** 



**OUTPUT POWER, IM3 vs. INPUT POWER** 

IM3 (undes)

IM3 (des)

-10

Vcc = 2.7 V

f1 = 2 400 MHz

f2 = 2 401 MHz

0

IMs (dBm)

Output power Pout (dBm) 3rd Order Intermodulation Distortion

20

10

0

-10

-20

-30

-40

-50 -60

-70


-80


-30

OIP<sub>3</sub> = 9.6 dBm

Pout (undes)

Pout (de






20 OIP3 = 10.3 dBm


-20


Input Power Pin (dBm)

**OUTPUT POWER, IM3 vs. INPUT POWER** 




Remark The graphs indicate nominal characteristics.






NOISE FIGURE vs. SUPPLY VOLTAGE




Remark The graphs indicate nominal characteristics.


OUTPUT POWER, IM3 vs. INPUT POWER




3RD ORDER INTERMODULATION DISTORTION vs. OUTPUT POWER OF EACH TONE



# f = 3.0 GHz MATCHING




**Remark** The graphs indicate nominal characteristics.



# PACKAGE DIMENSIONS

# 6-PIN LEAD-LESS MINIMOLD (1511) (UNIT: mm)



#### NOTE ON CORRECT USE

- (1) Observe precautions for handling because of electro-static sensitive devices.
- (2) Form a ground pattern as widely as possible to minimize ground impedance (to prevent undesired oscillation). All the ground pins must be connected together with wide ground pattern to decrease impedance difference.
- (3) The bypass capacitor should be attached to Vcc line.
- (4) The inductor (L) should be attached between output and Vcc pins. The L and series capacitor (C) values should be adjusted for applied frequency to match impedance to next stage.
- (5) The DC capacitor must be attached to input pin.

#### .

#### **RECOMMENDED SOLDERING CONDITIONS**

This product should be soldered and mounted under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your nearby sales office.

Soldering Method	Soldering Conditions	Condition Symbol	
Infrared Reflow	Peak temperature (package surface temperature) Time at peak temperature Time at temperature of 220°C or higher Preheating time at 120 to 180°C Maximum number of reflow processes Maximum chlorine content of rosin flux (% mass)	: 260°C or below : 10 seconds or less : 60 seconds or less : 120±30 seconds : 3 times : 0.2%(Wt.) or below	IR260
Wave Soldering	Peak temperature (molten solder temperature) Time at peak temperature Preheating temperature (package surface temperature) Maximum number of flow processes Maximum chlorine content of rosin flux (% mass)	: 260°C or below : 10 seconds or less : 120°C or below : 1 time : 0.2%(Wt.) or below	W S260
Partial Heating	Peak temperature (terminal temperature) Soldering time (per side of device) Maximum chlorine content of rosin flux (% mass)	: 350°C or below : 3 seconds or less : 0.2%(Wt.) or below	HS350

Caution Do not use different soldering methods together (except for partial heating).

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

CEL:

<u>UPC8179TK-E2-A</u> <u>UPC8179TK-EV19</u> <u>UPC8179TK-EV09</u> <u>UPC8179TK-EV24</u> <u>UPC8179TK-A</u> <u>UPC8112TB-E3-A</u> UPC8106TB-E3-A