



DUAL 1-OF-4 DECODER/DEMULITPLEXER

The HEF4555B is a dual 1-of-4 decoder/demultiplexer. Each has two address inputs (A_0 and A_1), an active LOW enable input (\bar{E}) and four mutually exclusive outputs which are active HIGH (O_0 to O_3). When used as a decoder, \bar{E} when HIGH, forces O_0 to O_3 LOW. When used as a demultiplexer, the appropriate output is selected by the information on A_0 and A_1 with \bar{E} as data input. All unselected outputs are LOW.




Fig. 1 Functional diagram.

PINNING

- \bar{E} enable inputs (active LOW)
- A_0 and A_1 address inputs
- O_0 to O_3 outputs (active HIGH)

FAMILY DATA

IDD LIMITS category MSI

see Family Specifications





Fig. 2 Pinning diagram.

HEF4555BP : 16-lead DIL; plastic (SOT-38Z).
 HEF4555BD : 16-lead DIL; ceramic (cerdip) (SOT-74).
 HEF4555BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).



7269728.1

Fig. 3 Logic diagram (one decoder/multiplexer).

TRUTH TABLE

inputs			outputs			
\bar{E}	A ₀	A ₁	O ₀	O ₁	O ₂	O ₃
L	L	L	H	L	L	L
L	H	L	L	H	L	L
L	L	H	L	L	H	L
L	H	H	L	L	L	H
H	X	X	L	L	L	L

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $A_n \rightarrow O_n$ HIGH to LOW	5 10 15	t_{PHL}	115 45 30	230 90 65	ns ns ns	$88 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $34 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5 10 15	t_{PLH}	140 55 40	280 105 75	ns ns ns	$113 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $44 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$\bar{E}_n \rightarrow O_n$ HIGH to LOW	5 10 15	t_{PHL}	125 50 30	250 95 65	ns ns ns	$98 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $39 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5 10 15	t_{PLH}	150 55 40	295 110 75	ns ns ns	$123 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $44 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times	5 10 15	t_{THL}	60 30 20	120 60 40	ns ns ns	$10 \text{ ns} + ((1,0 \text{ ns/pF}) C_L)$ $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
LOW to HIGH	5 10 15	t_{TLH}	60 30 20	120 60 40	ns ns ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	$4500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $18\,800 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $45\,700 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$

APPLICATION INFORMATION

Some examples of applications for the HEF4555B are:

- Code conversion.
- Address decoding.
- Demultiplexing: when using the enable input as data input.