

HT1621 RAM Mapping 32×4 LCD Controller for I/O MCU

PATENTED PAT No. : 099352

Technical Document

<u>Application Note</u>

Features

- Operating voltage: 2.4V~5.2V
- Built-in 256kHz RC oscillator
- External 32.768kHz crystal or 256kHz frequency source input
- Selection of 1/2 or 1/3 bias, and selection of 1/2 or 1/3 or 1/4 duty LCD applications
- Internal time base frequency sources
- Two selectable buzzer frequencies (2kHz/4kHz)
- Power down command reduces power consumption
- Built-in time base generator and WDT
- Time base or WDT overflow output
- 8 kinds of time base/WDT clock sources
- 32×4 LCD driver

- Built-in 32×4 bit display RAM
- 3-wire serial interface
- Internal LCD driving frequency source
- Software configuration feature
- Data mode and command mode instructions
- R/W address auto increment
- Three data accessing modes
- VLCD pin for adjusting LCD operating voltage
- HT1621: 44-pin QFP package
 HT1621B: 48-pin SSOP/LQFP packages
 HT1621D: 28-pin SKDIP package
 HT1621G: Gold bumped chip

General Description

The HT1621 is a 128 pattern (32×4), memory mapping, and multi-function LCD driver. The S/W configuration feature of the HT1621 makes it suitable for multiple LCD applications including LCD modules and display sub-


systems. Only three or four lines are required for the interface between the host controller and the HT1621. The HT1621 contains a power down command to reduce power consumption.

Selection Table

HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626
СОМ	4	4	8	8	8	8	16
SEG	32	32	32	32	48	64	48
Built-in Osc.		\checkmark	\checkmark	_	\checkmark	\checkmark	\checkmark
Crystal Osc.	\checkmark	\checkmark	_		\checkmark	\checkmark	\checkmark




Block Diagram



Note: CS: Chip selection BZ, BZ: Tone outputs WR, RD, DATA: Serial interface COM0~COM3, SEG0~SEG31: LCD outputs IRQ: Time base or WDT overflow output

Pin Assignment




the SEG27 and SEG28 pins are not in sequential order.



HT1621

Pad Assignment



Chip size: $82 \times 83 \text{ (mil)}^2$

Bump height: $18\mu m \pm 3\mu m$

Min. Bump spacing: $23.02 \mu m$

Bump size: $76\times 76 \mu m^2$

* The IC substrate should be connected to VDD in the PCB layout artwork.



Pad Coordinates

Unit: µ	ιm
---------	----

Pad No.	х	Y	Pad No.	Х	Y
1	-802.951	939.295	25	925.915	-338.315
2	-927.055	343.250	26	925.915	-239.255
3	-927.055	244.230	27	925.915	-140.195
4	-927.055	89.374	28	925.915	-41.134
5	-925.358	-52.510	29	925.915	57.925
6	-925.358	-151.360	30	925.915	156.986
7	-925.785	-566.516	31	925.915	256.046
8	-925.785	-675.287	32	925.915	355.106
9	-925.699	-773.697	33	849.589	939.295
10	-896.840	-939.537	34	750.530	939.295
11	-637.515	-935.685	35	651.469	939.295
12	-452.726	-935.685	36	552.409	939.295
13	-288.935	-935.685	37	453.349	939.295
14	-189.915	-935.685	38	354.289	939.295
15	-84.350	-935.685	39	255.230	939.295
16	14.669	-935.685	40	156.169	939.295
17	114.260	-940.130	41	57.109	939.295
18	213.320	-940.130	42	-41.951	939.295
19	312.380	-940.130	43	-141.010	939.295
20	925.915	-867.615	44	-240.070	939.295
21	925.915	-768.555	45	-339.130	939.295
22	925.915	-669.495	46	-438.190	939.295
23	925.915	-570.435	47	-537.250	939.295
24	925.915	-437.375	48	-636.310	939.295

Pad Description

Pad No.	Pad Name	I/O	Function
1	CS	I	Chip selection input with pull-high resistor When the \overline{CS} is logic high, the data and command read from or written to the HT1621 are disabled. The serial interface circuit is also reset. But if \overline{CS} is at logic low level and is input to the \overline{CS} pad, the data and command trans- mission between the host controller and the HT1621 are all enabled.
2	RD	I	READ clock input with pull-high resistor Data in the RAM of the HT1621 are clocked out on the falling edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the DATA line. The host control- ler can use the next rising edge to latch the clocked out data.
3	WR	I	WRITE clock input with pull-high resistor Data on the DATA line are latched into the HT1621 on the rising edge of the $\overline{\rm WR}$ signal.
4	DATA	I/O	Serial data input/output with pull-high resistor
5	VSS		Negative power supply, ground
7	OSCI	I	The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to
6	OSCO	0	generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open.
8	VLCD	I	LCD power input
9	VDD		Positive power supply
10	ĪRQ	0	Time base or WDT overflow flag, NMOS open drain output
11, 12	BZ, BZ	0	2kHz or 4kHz tone frequency output pair
13~16	COM0~COM3	0	LCD common outputs
48~17	SEG0~SEG31	0	LCD segment outputs



Absolute Maximum Ratings

Supply Voltage	V _{SS} –0.3V to V _{SS} +5.5V	Storage Temperature	–50°C to 125°C
Input Voltage	$V_{SS}0.3V$ to $V_{DD}\text{+-}0.3V$	Operating Temperature	–40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Come la al	Denemedan		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	V_{DD}	Conditions				
V _{DD}	Operating Voltage		_	2.4	_	5.2	V
1	On emotion Comment	3V	No load/LCD ON	_	150	300	μA
I _{DD1}	Operating Current	5V	On-chip RC oscillator	_	300	600	μA
1	On emotion Current	3V	No load/LCD ON	_	60	120	μA
I _{DD2}	Operating Current	5V	Crystal oscillator		120	240	μA
	Operating Current	3V	No load/LCD ON		100	200	μA
I _{DD3}	Operating Current	5V	External clock source		200	400	μA
I	Standby Current	3V	No lood Dower down mode	_	0.1	5	μA
I _{STB}	Standby Current	5V	No load, Power down mode	_	0.3	10	μA
VIL	Innut Low Voltage	3V	DATA, WR, CS, RD	0		0.6	V
	Input Low Voltage	5V		0		1.0	V
Max	lanut Link) (altana	3V	DATA, WR, CS, RD	2.4	_	3.0	V
VIH	Input High Voltage	5V		4.0	_	5.0	V
la. i		3V	V _{OL} =0.3V	0.5	1.2	_	mA
I _{OL1}	DATA, BZ, BZ, IRQ	5V	V _{OL} =0.5V	1.3	2.6	_	mA
loui	DATA, BZ, BZ	3V	V _{OH} =2.7V	-0.4	-0.8	_	mA
I _{OH1}	DATA, DZ, DZ	5V	V _{OH} =4.5V	-0.9	-1.8	_	mA
	LCD Common Sink Current	3V	V _{OL} =0.3V	80	150		μA
I _{OL2}	LCD Common Sink Current	5V	V _{OL} =0.5V	150	250	—	μA
I _{OH2}	LCD Common Source Current	3V	V _{OH} =2.7V	-80	-120	_	μA
IOH2	LCD Common Source Current	5V	V _{OH} =4.5V	-120	-200	_	μA
	LCD Segment Sink Current	3V	V _{OL} =0.3V	60	120	_	μA
I _{OL3}	LCD Segment Sink Current	5V	V _{OL} =0.5V	120	200	—	μA
I _{OH3}	LCD Segment Source Current	3V	V _{OH} =2.7V	-40	-70		μA
UH3		5V	V _{OH} =4.5V	-70	-100	_	μA
R _{PH}	Pull-high Resistor	3V	DATA, WR, CS, RD	60	120	200	kΩ
	I UII-IIIGII INESISIUI	5V		30	60	100	kΩ



Ta=25°C

A.C. Characteristics


Sumbal	Deremeter	Test Conditions		Min.	Turn	Max.	Unit
Symbol	Parameter	V_{DD}	V _{DD} Conditions		Тур.		
f _{SYS1}	System Clock	3V	On-chip RC oscillator	192	256	320	kHz
f _{SYS2}	System Clock	_	Crystal oscillator	_	32768		Hz
f _{SYS3}	System Clock		External clock source	_	256		kHz
		_	On-chip RC oscillator	_	f _{SYS1} /1024		Hz
f _{LCD}	LCD Clock		Crystal oscillator	_	f _{SYS2} /128	_	Hz
			External clock source	_	f _{SYS3} /1024		Hz
t _{COM}	LCD Common Period		n: Number of COM	_	n/f _{LCD}	_	s
4		3V	Determine 50%	4		150	kHz
f _{CLK1}	SELK1 Serial Data Clock (WR pin)	5V	Duty cycle 50%	4		300	kHz
£	Carriel Data Clask (DD aia)	3V	Duty such 50%	_		75	kHz
f _{CLK2}	Serial Data Clock (RD pin)		Duty cycle 50%	_	_	150	kHz
feeve	Tone Frequency (2kHz)	21/	On-chip RC oscillator	1.5	2.0	2.5	kHz
f _{TONE}	Tone Frequency (4kHz)	3V		3.0	4.0	5.0	kHz
t _{CS}	Serial Interface Reset Pulse Width (Figure 3)		cs	250	300	_	ns
		0)/	Write mode	3.34	_	125	
	WR, RD Input Pulse Width	3V	Read mode	6.67			μs
t _{CLK}	(Figure 1)	F \ (Write mode	1.67		125	
		5V	Read mode	3.34		_	μs
t _r , t _f	Rise/Fall Time Serial Data Clock Width (Figure 1)			_	120	160	ns
t _{su}	Setup Time for DATA to \overline{WR} , \overline{RD} Clock Width (Figure 2)		_	60	120	_	ns
t _h	Hold Time for DATA to \overline{WR} , \overline{RD} Clock Width (Figure 2)		_	250	300	_	ns
t _{su1}	Setup Time for \overline{CS} to \overline{WR} , \overline{RD} Clock Width (Figure 3)			500	600		ns
t _{h1}	Hold Time for \overline{CS} to \overline{WR} , \overline{RD} Clock Width (Figure 3)		_	50	100	_	ns
t _{OFF}	V _{DD} OFF Times (Figure 4)	_	V _{DD} drop down to 0V	20		_	ms
tsR	V _{DD} Rising Slew Rate (Figure 4)	_		0.05		_	V/ms


Note: 1. If the conditions of Power-on Reset timing are not satisfied in power On/Off sequence, the internal Power-on Reset (POR) circuit will not operate normally.

2. If the VDD drops below the minimum voltage of operating voltage spec. during operating, the conditions of Power-on Reset timing must be satisfied also. That is, the VDD must drop to 0V and keep at 0V for 20ms (min.) before rising to the normal operating voltage.



HT1621











Figure 4 Power-on Reset Timing



Functional Description

Display Memory – RAM

The static display memory (RAM) is organized into 32×4 bits and stores the displayed data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE, and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD pattern:



System Oscillator

The HT1621 system clock is used to generate the time base/Watchdog Timer (WDT) clock frequency, LCD driving clock, and tone frequency. The source of the clock may be from an on-chip RC oscillator (256kHz), a crystal oscillator (32.768kHz), or an external 256kHz clock by the S/W setting. The configuration of the system oscillator is as shown. After the SYS DIS command is executed, the system clock will stop and the LCD bias generator will turn off. That command is, however, available only for the on-chip RC oscillator or for the crystal oscillator. Once the system clock stops, the LCD display will become blank, and the time base/WDT lose its function as well.

The LCD OFF command is used to turn the LCD bias generator off. After the LCD bias generator switches off by issuing the LCD OFF command, using the SYS DIS command reduces power consumption, serving as a system power down command. But if the external clock source is chosen as the system clock, using the SYS DIS command can neither turn the oscillator off nor carry out the power down mode. The crystal oscillator option can be applied to connect an external frequency source of 32kHz to the OSCI pin. In this case, the system fails to enter the power down mode, similar to the case in the external 256kHz clock source operation. At the initial system power on, the HT1621 is at the SYS DIS state.


Time Base and Watchdog Timer (WDT)

The time base generator is comprised by an 8-stage count-up ripple counter and is designed to generate an accurate time base. The watch dog timer (WDT), on the other hand, is composed of an 8-stage time base generator along with a 2-stage count-up counter, and is designed to break the host controller or other subsystems from abnormal states such as unknown or unwanted jump, execution errors, etc. The WDT time-out flag. The outputs of the time base generator and of the WDT time-out flag can be connected to the IRQ output by a command option. There are totally eight frequency sources available for the time base generator and the WDT clock. The frequency is calculated by the following equation.

$$\frac{32kHz}{2^n}$$


where the value of n ranges from 0 to 7 by command options. The 32kHz in the above equation indicates that the source of the system frequency is derived from a crystal oscillator of 32.768kHz, an on-chip oscillator (256kHz), or an external frequency of 256kHz.

If an on-chip oscillator (256kHz) or an external 256kHz frequency is chosen as the source of the system frequency, the frequency source is by default prescaled to 32kHz by a 3-stage prescaler. Employing both the time base generator and the WDT related commands, one should be careful since the time base generator and WDT share the same 8-stage counter. For example, invoking the WDT DIS command disables the time base generator whereas executing the WDT EN command not only enables the time base generator but activates the WDT time-out flag output (connect the WDT



System Oscillator Configuration





Timer and WDT Configurations

time-out flag to the IRQ pin). After the TIMER EN command is transferred, the WDT is disconnected from the IRQ pin, and the output of the time base generator is connected to the IRQ pin. The WDT can be cleared by executing the CLR WDT command, and the contents of the time base generator is cleared by executing the CLR WDT or the CLR TIMER command. The CLR WDT or the CLR TIMER command should be executed prior to the WDT EN or the TIMER EN command respectively. Before executing the IRQ EN command the CLR WDT or CLR TIMER command should be executed first. The CLR TIMER command has to be executed before switching from the WDT mode to the time base mode. Once the WDT time-out occurs, the IRQ pin will stay at a logic low level until the CLR WDT or the IRQ DIS command is issued. After the IRQ output is disabled the IRQ pin will remain at the floating state. The IRQ output can be enabled or disabled by executing the IRQ EN or the IRQ DIS command, respectively. The IRQ EN makes the output of the time base generator or of the WDT time-out flag appear on the IRQ pin. The configuration of the time base generator along with the WDT are as shown. In the case of on-chip RC oscillator or crystal oscillator, the power down mode can reduce power consumption since the oscillator can be turned on or off by the corresponding system commands. At the power down mode the time base/WDT loses all its functions.

On the other hand, if an external clock is selected as the source of system frequency the SYS DIS command turns out invalid and the power down mode fails to be carried out. That is, after the external clock source is selected, the HT1621 will continue working until system power fails or the external clock source is removed. After the system power on, the \overline{IRQ} will be disabled.

Tone Output

A simple tone generator is implemented in the HT1621. The tone generator can output a pair of differential driving signals on the BZ and \overline{BZ} , which are used to generate a single tone. By executing the TONE4K and TONE2K commands there are two tone frequency outputs selectable. The TONE4K and TONE2K commands set the tone frequency to 4kHz and 2kHz, respectively. The tone output can be turned on or off by invoking the TONE ON or the TONE OFF command. The tone outputs, namely BZ and \overline{BZ} , are a pair of differential driving outputs used to drive a piezo buzzer. Once the system is disabled or the tone output is inhibited, the BZ and the \overline{BZ} outputs will remain at low level.

LCD Driver

The HT1621 is a 128 (32×4) pattern LCD driver. It can be configured as 1/2 or 1/3 bias and 2 or 3 or 4 commons of LCD driver by the S/W configuration. This feature makes the HT1621 suitable for multiply LCD applications. The LCD driving clock is derived from the system clock. The value of the driving clock is always 256Hz even when it is at a 32.768kHz crystal oscillator frequency, an on-chip RC oscillator frequency, or an external frequency. The LCD corresponding commands are summarized in the table.

The bold form of 1 0 0, namely **1 0 0**, indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command, will be omitted. The LCD OFF command turns the LCD display off by disabling the LCD bias generator. The LCD ON command, on the other hand, turns the LCD display on by enabling the LCD bias generator. The BIAS and COM are the LCD panel related com-

Name	Command Code	Function
LCD OFF	100 0000010X	Turn off LCD outputs
LCD ON	100 0000011X	Turn on LCD outputs
BIAS & COM	100 0010abXcX	c=0: 1/2 bias option c=1: 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option





mands. Using the LCD related commands, the HT1621 can be compatible with most types of LCD panels.

Command Format

The HT1621 can be configured by the S/W setting. There are two mode commands to configure the HT1621 resources and to transfer the LCD display data. The configuration mode of the HT1621 is called command mode, and its command mode ID is **100**. The command mode consists of a system configuration command, a system frequency selection command, a LCD configuration command, a tone frequency selection command, a timer/WDT setting command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations. The following are the data mode IDs and the command mode ID:


Operation	Mode	ID
Read	Data	110
Write	Data	101
Read-Modify-Write	Data	101
Command	Command	100

The mode command should be issued before the data or command is transferred. If successive commands have been issued, the command mode ID, namely **100**, can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the $\overline{\text{CS}}$ pin should be set to "1" and the previous operation mode will be reset also. Once the $\overline{\text{CS}}$ pin returns to "0" a new operation mode ID should be issued first.

Interfacing

Only four lines are required to interface with the HT1621. The \overline{CS} line is used to initialize the serial interface circuit and to terminate the communication between the host controller and the HT1621. If the \overline{CS} pin is set to 1, the data and command issued between the host controller and the HT1621 are first disabled and then initialized. Before issuing a mode command or mode switching, a high

Timing Diagrams



level pulse is required to initialize the serial interface of the HT1621. The DATA line is the serial data input/output line. Data to be read or written or commands to be written have to be passed through the DATA line. The RD line is the READ clock input. Data in the RAM are clocked out on the falling edge of the RD signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller read in correct data during the interval between the rising edge and the next falling edge of the RD signal. The WR line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the HT1621 on the rising edge of the WR signal. There is an optional IRQ line to be used as an interface between the host controller and the HT1621. The IRQ pin can be selected as a timer output or a WDT overflow flag output by the S/W setting. The host controller can perform the time base or the WDT function by being connected with the IRQ pin of the HT1621.

Crystal Selection

A 32768Hz crystal can be directly connected to the HT1621 via OSCI and OSCO. In order to obtain the correct frequency, two additional load capacities (C1, C2) are needed. The value of the capacity depends on how accurate the crystal is. We suggest that you can follow the table, which suggests the value of capacities. The table illustrations the suggestion value of capacities (C1, C2)

	32768	Hz
osci 🗀	- •∏	Osco
		⊥
	\overline{H}	<i></i>

Crystal Error	Capacity Value
±10ppm	0~10p
10~20ppm	10~20p



HT1621

READ Mode (Successive Address Reading)

CS	
WR	
RD	
DATA	1 1 0 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 D1
WRITE	Mode (Command Code : 1 0 1)
CS	
\overline{WR}	
DATA	1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 Memory Address 1 (MA1) Data (MA1) Memory Address 2 (MA2) Data (MA2)
WRITE	Mode (Successive Address Writing)
CS	
\overline{WR}	
DATA	1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 D1
Read-M	lodify-Write Mode (Command Code : 1 0 1)
CS	Γ
\overline{WR}	
RD	
DATA	1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D1 D2 D3 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 M2 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 M2 M2 M2 D3 D3 M2 M41 M2 M41



HT1621

Read-Modify-Write Mode (Successive Address Accessing)

CS	
WR	
RD	
DATA	1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 D1
Comma	and Mode (Command Code : 1 0 0)
CS	٦
WR	
DATA	1 0 0 C8 C7 C6 C5 C4 C3 C2 C1 C0 C8 C7 C6 C5 C4 C3 C2 C1 C0 Command Command 1 Command Command i Command Data Mode
Mode (Data and Command Mode)
CS	
WR	
DATA	Command Data Mode Command Data Mode Command Command Or Data Mode Command Comma
RD	Data Mode Data Mode


Note: It is recommended that the host controller should read in the data from the DATA line between the rising edge of the \overline{RD} line and the falling edge of the next \overline{RD} line.





Application Circuits

Host Controller with an HT1621 Display System



Note: The connection of $\overline{\text{IRQ}}$ and $\overline{\text{RD}}$ pin can be selected depending on the requirement of the MCU.

The voltage applied to V_{LCD} pin must be lower than $V_{\text{DD}}.$

Adjust VR to fit LCD display, at V_DD=5V, V_LCD=4V, VR=15k\Omega\pm20\%.

Adjust R (external pull-high resistance) to fit user's time base clock.

In order to obtain the correct frequency, two additional load capacities (C1, C2) are needed. The value of the capacity depends on how accurate the crystal is. We suggest that you can follow the table, which suggests the value of capacities.

The table illustrations the suggestion value of capacities (C1,C2)

Crystal Error	Capacity Value
±10ppm	0~10p
10~20ppm	10~20p

Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY- WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	READ and WRITE to the RAM	
SYS DIS	100	0000-0000-X	с	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD bias generator	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD bias generator	
TIMER DIS	100	0000-0100-X	С	Disable time base output	
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	



Name	ID	Command Code	D/C	Function	Def.
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
TONE ON	100	0000-1001-X	С	Turn on tone outputs	
CLR TIMER	100	0000-11XX-X	С	Clear the contents of time base generator	
CLR WDT	100	0000-111X-X	С	Clear the contents of WDT stage	
XTAL 32K	100	0001-01XX-X	С	System clock source, crystal oscillator	
RC 256K	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT 256K	100	0001-11XX-X	С	System clock source, external clock source	
BIAS 1/2	100	0010-abX0-X	С	LCD 1/2 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
BIAS 1/3	100	0010-abX1-X	С	LCD 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
TONE 4K	100	010X-XXXX-X	С	Tone frequency, 4kHz	
TONE 2K	100	011X-XXXX-X	С	Tone frequency, 2kHz	
IRQ DIS	100	100X-0XXX-X	С	Disable IRQ output	
IRQ EN	100	100X-1XXX-X	С	Enable IRQ output	
F1	100	101X-X000-X	с	C Time base/WDT clock output:1Hz The WDT time-out flag after: 4s	
F2	100	101X-X001-X	с	Time base/WDT clock output:2Hz The WDT time-out flag after: 2s	
F4	100	101X-X010-X	с	Time base/WDT clock output:4Hz The WDT time-out flag after: 1s	
F8	100	101X-X011-X	с	Time base/WDT clock output:8Hz The WDT time-out flag after: 1/2s	
F16	100	101X-X100-X	с	Time base/WDT clock output:16Hz The WDT time-out flag after: 1/4s	
F32	100	101X-X101-X	С	Time base/WDT clock output:32Hz The WDT time-out flag after: 1/8s	
F64	100	101X-X110-X	С	Time base/WDT clock output:64Hz The WDT time-out flag after: 1/16s	
F128	100	101X-X111-X	С	Time base/WDT clock output:128Hz The WDT time-out flag after: 1/32s	Yes
TEST	100	1110-0000-X	С	Test mode, user don't use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes

Note: X : Don't care

A5~A0 : RAM addresses

D3~D0 : RAM data

D/C : Data/command mode


Def. : Power on reset default


All the bold forms, namely **110**, **101**, and **100**, are mode commands. Of these, **100** indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from an on-chip 256kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 256kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1621 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1621.



Package Information

28-pin SKDIP (300mil) Outline Dimensions








Symbol	Dimensions in mil			
Symbol	Min.	Nom.	Max.	
A	1375	—	1395	
В	278	_	298	
С	125		135	
D	125		145	
E	16		20	
F	50	_	70	
G	_	100	_	
н	295		315	
I	—		375	




44-pin QFP (10mm×10mm) Outline Dimensions



Sumbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	13.00	_	13.40
В	9.90	_	10.10
С	13.00	_	13.40
D	9.90		10.10
E		0.80	_
F		0.30	
G	1.90		2.20
н			2.70
I	0.25		0.50
J	0.73		0.93
К	0.10		0.20
L		0.10	_
α	0°	—	7 °



48-pin SSOP (300mil) Outline Dimensions






Sumbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
А	395	_	420
В	291	_	299
С	8		12
C'	613		637
D	85		99
E	_	25	
F	4		10
G	25	_	35
Н	4		12
α	0°		8°



48-pin LQFP (7mm×7mm) Outline Dimensions




Symphol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	8.90		9.10
В	6.90		7.10
С	8.90	_	9.10
D	6.90		7.10
E	_	0.50	_
F	_	0.20	—
G	1.35		1.45
н	_	_	1.60
I	_	0.10	_
J	0.45		0.75
К	0.10	—	0.20
α	0°		7 °



Product Tape and Reel Specifications

Reel Dimensions




SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±0.1
С	Spindle Hole Diameter	13.0 ^{+0.5/-0.2}
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.8 ^{+0.3/-0.2}
T2	Reel Thickness	38.2±0.2





Carrier Tape Dimensions



SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	1.5 ^{+0.1/-0.0}
D1	Cavity Hole Diameter	1.50 ^{+0.25/-0.00}
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
В0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5±0.1



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office) 46729 Fremont Blvd., Fremont, CA 94538, USA Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2009 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.