



ELECTRONICS, INC.  
 44 FARRAND STREET  
 BLOOMFIELD, NJ 07003  
 (973) 748-5089  
<http://www.nteinc.com>

## NTE2117 Integrated Circuit 16K Dynamic Random Access Memory (RAM)

**Description:**

The NTE2117 is a new generation MOS dynamic random access memory circuit in a 16-Lead DIP type package organized as 16,384 x 1-bit and incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving higher performance levels in both speed and power.

System oriented features include  $\pm 10\%$  tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize “false triggering” of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of the memory system. The NTE2117 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, this device is capable of delayed write cycles, page-mode operation, and  $\overline{\text{RAS}}$ -Only refresh. Proper control of the clock inputs ( $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WRITE}}$ ) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

**Features:**

- Fast Access Time: 200ns, 375ns cycle
- $\pm 10\%$  Tolerance on All Power Supplies (+12V,  $\pm 5\text{V}$ )
- Low Power: 462mW Active, 20W Standby (Max)
- Output Data Controlled by  $\overline{\text{CAS}}$  and Unlatched at End of Cycle to Allow Two Dimensional Chip Selection and Extended Page Boundary.
- Common I/O Capability using “Early Write” Operation
- Read-Modify-Write,  $\overline{\text{RAS}}$ -Only Refresh, and Page-Mode Capability
- All Inputs TTL Compatible, Low Capacitance, and Protected Against Static Charge
- 128 Refresh Cycles
- ECL Compatible on  $V_{\text{BB}}$  Power Supply ( $-5.7\text{V}$ )

**Absolute Maximum Ratings:** (Note 1)

Voltage on Any Pin Relative to $V_{\text{BB}}$ .....	-0.5V to +20V
Voltage on $V_{\text{DD}}$ , $V_{\text{CC}}$ Supplies Relative to $V_{\text{SS}}$ .....	-1V to +15V
$V_{\text{BB}} - V_{\text{SS}}$ ( $V_{\text{DD}} - V_{\text{SWS}} > 0\text{V}$ ) .....	0V
Ambient Operating Temperature, $T_{\text{A}}$ .....	0° to +70°C
Storage Temperature Range, $T_{\text{stg}}$ .....	-55° to +125°C
Short-Circuit Output Current .....	50mA
Power Dissipation, $P_{\text{D}}$ .....	1W

Note 1. Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Recommended Operation Conditions:** ( $0^{\circ} \leq T_A \leq +70^{\circ}\text{C}$ , Note 2, Note 3 unless otherwise specified)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{DD}$	10.8	12.0	13.2	V
	$V_{CC}$ (Note 4)	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
	$V_{BB}$	-4.5	-5.0	-5.7	V
Input High (Logic “1”) Voltage ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WRITE}}$ )	$V_{IHC}$	2.4	-	7.0	V
Input High (Logic “1”) Voltage (All Other Inputs)	$V_{IH}$	2.2	-	7.0	V
Input Low (Logic “0”) Voltage (All Inputs)	$V_{IL}$	-1.0	-	0.8	V

Note 2. Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.

Note 3. All voltages referenced to  $V_{SS}$ .

Note 4. Output voltage will swing from  $V_{SS}$  to  $V_{CC}$  when activated with no current loading. For purposes of maintaining data in standby mode,  $V_{CC}$  may be reduced to  $V_{SS}$  without affecting refresh operations or data retention. However, the  $V_{OH}$  (min) specification is not guaranteed in this mode.

**DC Electrical Characteristics:** ( $0^{\circ} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \Delta 10\%$ ,  $V_{SS} = 0$ ,  $-5.7\text{V} \leq V_{BB} \leq -4.5\text{V}$  unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Average Power Supply Operating Current	$I_{DD1}$	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ Cycling, $t_{RC} = t_{RC} \text{ Min}$	Note 5	-	-	35	mA
	$I_{CC1}$		Note 6				
	$I_{BB1}$			-	-	200	$\mu\text{A}$
Power Supply Standby Current	$I_{DD2}$	$\overline{\text{RAS}} = V_{IHC}$ , $D_{OUT} = \text{High Impedance}$		-	-	1.5	mA
	$I_{CC2}$			-10	-	+10	$\mu\text{A}$
	$I_{BB2}$			-	-	100	$\mu\text{A}$
Average Power Supply Current, Refresh Mode	$I_{DD3}$	$\overline{\text{RAS}}$ Cycling, $\overline{\text{RAS}} = V_{IHC}$ , $t_{RC} = t_{RC} \text{ Min}$	Note 5	-	-	25	mA
	$I_{CC3}$			-10	-	+10	$\mu\text{A}$
	$I_{BB3}$			-	-	200	$\mu\text{A}$
Average Power Supply Current, Page-Mode	$I_{DD4}$	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ Cycling, $t_{PC} = t_{PC} \text{ Min}$	Note 5	-	-	27	mA
	$I_{CC4}$		Note 6				
	$I_{BB4}$			-	-	200	$\mu\text{A}$
Input Leakage Current (Any Input)	$I_{I(L)}$	$V_{BB} = -5\text{V}$ , $0\text{V} \leq V_{IN} \leq +7\text{V}$ , all other pins not under test = 0V		-10	-	+10	$\mu\text{A}$
Output Leakage Current	$I_{O(L)}$	$D_{OUT}$ is disabled, $0\text{V} \leq V_{OUT} \leq +5.5\text{V}$		-10	-	+10	$\mu\text{A}$
Output High (Logic “1”) Voltage	$V_{OH}$	$I_{OUT} = -5\text{mA}$		2.4	-	-	V
Output Low (Logic “0”) Voltage	$V_{OL}$	$I_{OUT} = 4.2\text{mA}$		-	-	0.4	V

Note 5.  $I_{DD1}$ ,  $I_{DD3}$ , and  $I_{DD4}$  depend on cycle rate.

Note 6.  $I_{CC1}$  and  $I_{CC4}$  depend upon output loading. During readout of high level data  $V_{CC}$  is connected through a low impedance ( $135\Omega$  Typ) to data out. At all other times  $I_{CC}$  consists of leakage currents only.

**Electrical Characteristics and Recommended AC Operating Conditions:** ( $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ ,  $V_{DD} = 12\text{V} \pm 10\%$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $-5.7\text{V} \leq V_{BB} \leq -4.5\text{V}$ , Note 2, Note 7, Note 8, Note 9 unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Random Read or Write Cycle Time	$t_{RC}$	Note 10	375	–	–	ns
Read–Write Cycle Time	$t_{RWC}$	Note 10	375	–	–	ns
Read–Modify–Write Cycle Time	$t_{RMW}$	Note 10	405	–	–	ns
Page Mode Cycle Time	$t_{PC}$	Note 10	225	–	–	ns
Access Time from $\overline{\text{RAS}}$	$t_{RAC}$	Note 11, Note 13	–	–	200	ns
Access Time from $\overline{\text{CAS}}$	$t_{CAC}$	Note 12, Note 13	–	–	135	ns
Output Buffer Turn–Off Delay	$t_{OFF}$	Note 14	0	–	50	ns
Transition Time (Rise and Fall)	$t_T$	Note 9	3	–	50	ns
$\overline{\text{RAS}}$ Precharge Time	$t_{RP}$		120	–	–	ns
$\overline{\text{RAS}}$ Pulse Width	$t_{RAS}$		200	–	10,000	ns
$\overline{\text{RAS}}$ Hold Time	$t_{RSH}$		135	–	–	ns
$\overline{\text{CAS}}$ Hold Time	$t_{CSH}$		200	–	–	ns
$\overline{\text{CAS}}$ Pulse Width	$t_{CAS}$		135	–	10,000	ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	$t_{RCD}$	Note 15	25	–	65	ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	$t_{CRP}$		–20	–	–	ns
Row Address Set–Up Time	$t_{ASR}$		0	–	–	ns
Row Address Hold Time	$t_{RAH}$		25	–	–	ns
Column Address Set–Up Time	$t_{ASC}$		–10	–	–	ns
Column Address Hold Time	$t_{CAH}$		55	–	–	ns
Column Address Hold Time Referenced to $\overline{\text{RAS}}$	$t_{AR}$		120	–	–	ns
Read Command Set–Up Time	$t_{RCS}$		0	–	–	ns
Read Command Hold Time	$t_{RCH}$		0	–	–	ns
Write Command Hold Time	$t_{WCH}$		55	–	–	ns
Write Command Hold Time Referenced to $\overline{\text{RAS}}$	$t_{WCR}$		120	–	–	ns
Write Command Pulse Width	$t_{WP}$		55	–	–	ns
Write Command to $\overline{\text{RAS}}$ Lead Time	$t_{RWL}$		70	–	–	ns
Write Command to $\overline{\text{CAS}}$ Lead Time	$t_{CWL}$		70	–	–	ns
Data–In Set–Up Time	$t_{DS}$	Note 16	0	–	–	ns
Data–In Hold Time	$t_{DH}$	Note 16	55	–	–	ns
Data–In Hold Time Referenced to $\overline{\text{RAS}}$	$t_{DHR}$		120	–	–	ns
$\overline{\text{CAS}}$ Precharge Time (for Page–Mode Cycle Only)	$t_{CP}$		80	–	–	ns
Refresh Period	$t_{REF}$		–	–	2	ms
$\overline{\text{WRITE}}$ Command Set–Up Time	$t_{WCS}$	Note 17	–20	–	–	ns

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
CAS to WRITE Delay	t <sub>CWD</sub>	Note 17	80	–	–	ns
RAS to WRITE Delay	t <sub>RWD</sub>	Note 17	145	–	–	ns

- Note 7. T<sub>A</sub> is specified here for operation at frequencies to t<sub>RC</sub> ≥ t<sub>RC</sub> (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.
- Note 8. AC measurements assume t<sub>T</sub> = 5ns.
- Note 9. V<sub>IHC</sub>(min) or V<sub>IH</sub>(min) and V<sub>IL</sub>(max) are reference levels for measuring timing of input signals. Also transition times are measured between V<sub>IHC</sub> or V<sub>IH</sub> and V<sub>IL</sub>.
- Note 10. The specifications for t<sub>RC</sub>(min), t<sub>RMW</sub>(min), and t<sub>RWC</sub>(min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ +70°C) is assured.
- Note 11. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub>(Max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the value shown.
- Note 12. Assumes that t<sub>RCD</sub>(max).
- Note 13. Measured with a load equivalent to 2 TTL loads and 100pF.
- Note 14. t<sub>OFF</sub>(max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Note 15. Operation within the t<sub>RCD</sub>(max) limit insures that t<sub>RAC</sub>(max) can be met. t<sub>RCD</sub>(max) is specified as a reference point if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Note 16. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read–modify–write cycles.
- Note 17. t<sub>WCS</sub>, t<sub>CWD</sub>, and t<sub>RWD</sub> are restrictive operating parameters in read write and read modify write cycles only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If t<sub>CWD</sub> ≥ t<sub>CWD</sub>(min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub>(min), the cycle is a read–write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

**AC Electrical Characteristics:** (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>DD</sub> = 12V ±10%, V<sub>SS</sub> = 0V, –5.7V ≤ V<sub>BB</sub> ≤ –4.5V unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Capacitance (A <sub>0</sub> – A <sub>6</sub> ), D <sub>IN</sub>	C <sub>I1</sub>	Note 18	$C = \frac{t \Delta t}{\Delta V}$	4	5	pF
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WRITE}}$	C <sub>I2</sub>	Note 18		8	10	pF
Output Capacitance (D <sub>OUT</sub> )	C <sub>O</sub>	Note 18, Note 19	–	5	7	pF

Note 18. Effective capacitance calculated from the equation:

$$C = \frac{t \Delta t}{\Delta V} \text{ with } \Delta = 3V \text{ and power supplies at nominal levels.}$$

Note 19.  $\overline{\text{CAS}} = V_{IHC}$  to disable D<sub>OUT</sub>.

### Pin Connection Diagram

