BUS

## DATA SHEET

DECEMBER 2005

## DESCRIPTION

The AVPro ${ }^{\circledR}$ 5303B device is a universal three input A/V switch interface IC designed for TV and general-purpose A/V applications. The device provides interfaces for three full sets of TV SCART input signals (Red, Green, Blue, CVBS, R, L, Fast Blanking, and TV Function) and also supports SCART SVHS video mode. In addition, the 5303B can be configured to support general-purpose A/V interface (YPrPb, SVHS, and CVBS) for TVs, DVD recorders, digital set-top boxes, and PVRs. Video and audio gains are programmable. All switching and function settings are controlled via $\mathrm{I}^{2} \mathrm{C}$.

## FEATURES

## Three Input A/V Interface

- 3:1 video and audio mux
- Programmable gain video drivers
- $\quad 0 / 6 \mathrm{~dB}$ audio drivers
- TV SCART Interface
$R G B+F B, S V H S$ and CVBS video modes
12V TV Function pins mux
- General Purpose A/V Interface

YPrPb, SVHS and CVBS video modes

## $I^{2} \mathrm{C}$ Control

## Power Down Mode

## Configurable Device Address

- Picture-in-Picture Application
- Expandable Multi-function Inputs (up to 6 channels)


## Power Supply

- $+5 \mathrm{~V},+12 \mathrm{~V}$

Package

- 48-QFN


## APPLICATIONS

[^0]

## Functional Description

The 5303B is an analog A/V interface IC designed for TV and general-purpose A/V applications. The device accepts up to three sets of SCART input signals (Red, Green, Blue, CVBS, R, L, Fast Blanking, and TV Function). By way of $3: 1$ mux, SCART 1, 2, or 3 signals can be selected at the device's output pins. The 5303B supports four SCART video modes: RGB/CVBS, RGBonly, CVBS-only and SVHS. The RGB and CVBS video driver gains are programmable from 2 to 1.4 in 0.2 steps, and the R/L audio driver gain can be 0 dB or 6 dB . The R/L audio drivers can accept signals from 0.5 Vrms to 2 Vrms .

For general-purpose A/V applications, video switches and drivers can be configured to support component video (YPrPb), S-Video (SVHS), and composite video (CVBS) signals.

All switching and programmable functions of the device are controlled through a standard $I^{2} \mathrm{C}$ serial interface

DC Restore for RGB, Y, and CVBS: The device will generate a DC restore level on each video output based on timing referenced to a horizontal sync pulse. When the sync pulse is detected, the DC restore circuit will act to position the blank level to 1.2 V at the respective RGB, Y, or CVBS output pin(s).

DC Restore for SVHS and YPrPb: In the SVHS mode, the CVBS pin is used as Luma input and the Red pin is used as Chroma input. The DC restore function for Luma signal is equivalent to CVBS signal. The DC restore circuit will position the output blank level to 1.2 V at the respective Luma output pin. For the Chroma input, the on-chip clamp circuit will be used to position the output mid-scale DC level to 1.8 V . In the YPrPb mode, the mid-scale DC level for Pr and Pb outputs will also be at 1.8 V .

## A/V Input Source Selection

The device accepts up to three sets of A/V input signals. Bits $0 \& 1$ of Register 0 determine which of the sets will be present at the device's output pins.

## Video Mode Selection

The device supports four video modes for TV SCART applications: RGB/CVBS, RGB-only, CVBS-only, and SVHS. Bits $2,3, \& 4$ set the active video mode. RGB/CVBS video mode is a default mode. For generalpurpose A/V applications, the device supports YPrPb/CVBS and CVBS/SVHS video modes.

## RGB Gain

The gain of the RGB outputs can be adjusted to one of four different levels. Bits 0 \& 1 Register 1 set the gain of the RGB output amplifiers according to the following table:

| Bit $\mathbf{1}$ | Bit $\mathbf{0}$ | RGB Amplifier Gain |
| :---: | :---: | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | Gain $=\mathbf{2} \mathrm{V} / \mathrm{V}$ |
| 0 | 1 | Gain $=1.8 \mathrm{~V} / \mathrm{V}$ |
| 1 | 0 | Gain $=1.6 \mathrm{~V} / \mathrm{V}$ |
| 1 | 1 | Gain $=1.4 \mathrm{~V} / \mathrm{V}$ |

## CVBS Gain

The gain of the CVBS output can be adjusted to one of four different levels. Bits $2 \& 3$ Register 1 set the gain of the CVBS output amplifier according to the following table:

| Bit 3 | Bit 2 | CVBS Amplifier Gain |
| :---: | :---: | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | Gain = 2 V/V |
| 0 | 1 | Gain $=1.8 \mathrm{~V} / \mathrm{V}$ |
| 1 | 0 | Gain $=1.6 \mathrm{~V} / \mathrm{V}$ |
| 1 | 1 | Gain $=1.4 \mathrm{~V} / \mathrm{V}$ |

## Audio Gain

The gain of the R/L audio amplifiers can be set to either 0 dB or 6 dB . Bit 4 of Register 1 sets the gain of the amplifiers according to the following table:

| Bit $\mathbf{4}$ | R/L Amplifier Gain |
| :---: | :--- |
| $\mathbf{0}$ | Gain $=\mathbf{0} \mathrm{dB}$ |
| $\mathbf{1}$ | Gain $=6 \mathrm{~dB}$ |

## TV Function Input

The TV Function feature generally supports three-level logic signal required for SCART TV Function Switching:

| Input Voltage | TV Function Switching Mode |
| :---: | :--- |
| $0-2 \mathrm{~V}$ | Broadcast TV |
| $4.5-7 \mathrm{~V}$ | $16: 9$ Peritelevision Reproduction |
| $9.5-12 \mathrm{~V}$ | Normal Peritelevision Reproduction |

In the AVPro® 5303B device, the TV Function feature works in pass through mode only. The three inputs, Func1, Func2 and Func3 support the pass through mode of the TV Function feature. A $100 \mathrm{k} \Omega$ load is recommended for typical operation at the Func_out pin.

## Fast Blanking (FB) Input

The FB1, FB2 and FB3 inputs support two-level logic signal required for SCART Fast Blanking:

| Logic | Input Voltage | Fast Blanking Mode |
| :---: | :---: | :--- |
| 0 | $0-0.4 \mathrm{~V}$ | CVBS Active |
| 1 | $1-3 \mathrm{~V}$ | RGB Active |

Following a $3: 1$ input mux stage is a unity-gain FB video driver. The FB video driver is designed to match the video drivers of RGB in bandwidth and time delay and can support a minimum load of $300 \Omega$.

## Chip Power Down

The whole chip (except negligible on-chip biasing circuit) can be powered down by setting Pdwn pin to high (5V).

## Configurable Device Address

Dev_Addr pin sets the address of the 5303B device. There are two possible device addresses that the 5303B can have:

| Device Address | Description |
| :---: | :--- |
| $1001000 x$ | Dev_Addr pin left OPEN (Default) |
| $1010000 x$ | Dev_Addr pin connected to GND |

In the case of picture-in-picture or 6-channel inputs application, a second device is required to have a different address from the first or original device. This can be done by connecting the Dev_Addr pin of the second device to GND while leaving the Dev_Addr pin of the first device OPEN or unconnected.

## Serial Port Definition

Internal functions of the device are monitored and controlled by a standard inter-IC $\left(I^{2} C\right)$ bus with data being transferred MSB first on the rising edge of the clock. The serial port operates in a slave mode only and can be written to or read from. The device uses 7-bit addressing, and does not support 10-bit addressing mode. The write register data is sent sequentially, such that if register 1 is to be programmed, then registers 0 and 1 need to be sent. If only register 0 needs to be programmed, then only registers 0 data needs to be sent. It will support standard and fast bus speed. The default address of the device is 1001000x (1001000 for Write and 10010001 for Read).
The 5303B includes a read register in which the upper four bits identify the specific chip within the AVPro ${ }^{\circledR}$ family. This allows a single application platform and software to work with a wide variety of AVPro ${ }^{\circledR}$ chips. The ID code for the 5303B is 0010 .

## Data Transfers

A data transfer starts when the SDATA pin is driven from HIGH to LOW by the bus master while the SCLK pin is HIGH. On the following eight clock cycles, the device receives the data on the SDATA pin and decodes that data to determine if a valid address has been received. The first seven bits of information are the address with the eighth bit indicating whether the cycle is a read (bit is HIGH) or a write (bit is LOW). If the address is valid for this device, on the falling SCLK edge of the eighth bit of data, the device will drive the SDATA pin low and hold it LOW until the next rising edge of the SCLK pin to acknowledge the address transfer. The device will continue to transmit or receive data until the bus master has issued a stop by driving the SDATA pin from LOW to HIGH while the SCLK pin is held HIGH
Write Operation: When the read/write bit (LSB) is LOW and a valid address is decoded, the device will receive data from the SDATA pin. The device will continue to latch data into the registers until a stop condition is detected. The device generates an acknowledge after each byte of data written.
Read Operation: When the read/write bit (LSB) is HIGH and a valid address is decoded, the device will transmit the data from the internal register on the following eight SCLK cycles. Following the transfer of the register data and the acknowledge from the master, the device will release the data bus.
Reset: At power-up the serial port defaults to the states indicated in boldface type. The device also responds to the system level reset that is transmitted through the serial port. When the master sends the address 00000000 followed by the data 00000110 , the device resets to the default condition.

## SERIAL PORT REGISTER TABLES

Read register Device Address = 10010001 ( 10100001 when Dev_Addr = 0)

| Function | Bits | Description |
| :--- | :---: | :--- |
| Not Used | xxxx0000 | Not Used |
| Device ID Code | 0010xxxx | This code identifies the device type as the 5303B. |

Write Registers: Device Address = 10010000 (10100000 when Dev_Addr = 0). Bold indicates default setting.

## Register 0: Signal Source Selection

## Register 0:

| Video Mode | Bits | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| BLUE Chroma/Pr/Pb enable | xxxxxxx0 | Blue input set for Chroma/Pr/Pb |  |  |
|  | xxxxxxx1 | Blue input set for Y or Blue(DC Restore) |  |  |
| RED Chroma/Pr/Pb enable | xxxxxx0x | Red input set for Chroma/Pr/Pb |  |  |
|  | xxxxxx1x | Red input set for Y or Red(DC Restore) |  |  |
| FB_OUT set to 0V | xxxxx0xx | FB_OUT for normal operation |  |  |
|  | xxxxx1xx | FB_OUT SET TO OV |  |  |
| GN_OUT set to OV | xxxx0xxx | GN_OUT for normal operation |  |  |
|  | xxxx1xxx | GN_OUT SET TO OV |  |  |
| Audio/FUNC Source Selection | Bits | ROUT | LOUT | FUNC_OUT |
|  | 00xxxxxx | R1 | L1 | FUNC1 |
|  | 01xxxxxx | R2 | L2 | FUNC2 |
|  | 10xxxxxx | R3 | L3 | FUNC3 |
|  | 11xxxxxx | Not Used | Not Used | Not Used |

## Register 1: Audio/Video Gain Control

| Function | Bits | Description |
| :--- | :---: | :---: |
| RBG Gain | xxxxxx00 | 2 |
|  | xxxxxx01 | 1.8 |
|  | $x x x x x x 10$ | 1.6 |
|  | $x x x x x x 11$ | 1.4 |
| Function | Bits | Description |
| CVBS Gain | xxxx00xx | 2 |
|  | Xxxx01xx | 1.8 |
|  | Xxxx10xx | 1.6 |
|  | Xxxx11xx | 1.4 |
| Function | Bits | Description |
| Audio Gain | $x x x 0 x x x x$ | 0 dB |
|  | $x x x 1 \mathrm{xxxx}$ | 6 dB |

Register 2: XXXX XXXX. User must write to register 2 (contents written are a don't care) prior to writing to register 3.

Register 3: Video Signal Source Selection

| Video Mode |  |  |
| :--- | :---: | :---: |
| RED Source Selection | Bits | RED_OUT |
|  | xxxxxx00 | RD1 |
|  | xxxxxx01 | RD2 |
|  | xxxxxx10 | RD3 |
|  | xxxxxx11 | OV |
| Video Mode |  |  |
| CVBS Source Selection | Bits | CVBS_OUT |
|  | $x x x x 01 x x$ | CVBS1 |
|  | $x x x x 10 x x$ | CVBS2 |
|  | $x x x x 11 x x$ | CVBS3 |
|  |  | Oits |


| Video Mode | Bits | GN_OUT | FB_OUT |
| :--- | :---: | :---: | :---: |
| GREEN Source Selection | 00xxxxxx | GN1 | FB1 |
|  | 01xxxxxx | GN2 | FB2 |
|  | $10 x x x x x x$ | GN3 | FB3 |
|  | $11 x x x x x x$ | Not Used | Not Used |

## PIN DESCRIPTIONS

| Name | Pin | Type | Description |
| :--- | :---: | :---: | :--- |
| Analog Pins |  |  |  |
| Func1 | 25 | I | TV Function Input 1 |
| Func2 | 24 | I | TV Function Input 2 |
| Func3 | 23 | I | TV Function Input 3 |
| FB1 | 48 | I | Fast Blanking Input 1 |
| FB2 | 5 | I | Fast Blanking Input 2 |
| FB3 | 36 | I | Fast Blanking Input 3 |
| Gn1 | 2 | I | Green Input 1 |
| Gn2 | 7 | I | Green Input 2 |
| Gn3 | 38 | I | Green Input 3 |
| B11 | 3 | I | Blue Input 1 |
| B12 | 8 | I | Blue Input 2 |
| B13 | 39 | I | Blue Input 3 |
| Rd1 | 1 | I | Red Input 1 |
| Rd2 | 6 | I | Red Input 2 |
| Rd3 | 37 | I | Red Input 3 |
| CVBS1 | 47 | I | CVBS Input 1 |
| CVBS2 | 4 | I | CVBS Input 2 |
| CVBS3 | 35 | I | CVBS Input 3 |
| R1 | 14 | I | Right Audio Input 1 |
| R2 | 16 | I | Right Audio Input 2 |
| R3 | 18 | I | Right Audio Input 3 |
| L1 | 15 | I | Left Audio Innut 1 |
| L2 | 17 | I | Left Audio Input 2 |
| L3 | 19 | I | Left Audio Input 3 |
| Func_out | 22 | O | TV Function Output |
| FB_out | 45 | O | Fast Blanking Output |
| Gn_out | 41 | O | Green Output |
| BI_out | 40 | O | Blue Output |
| Rd_out | 44 | O | Red Output |
| CVBS_out | 46 | O | CVBS Output |
| R_out | 21 | O | Right Audio Output |
| L_out | 13 | O | Left Audio Output |

PIN DESCRIPTIONS (Continued)

| Name | Pin | Type | Description |
| :---: | :---: | :---: | :---: |
| Digital Pins |  |  |  |
| Dev_Addr | 29 | I | Device Address Input |
| Pdwn | 28 | I | Chip Power Down |
| SCLK | 30 | I | Serial Clock Input: This pin accepts a serial port clock input signal. |
| SDATA | 31 | I/O | Serial Data Input/Output that can receive or transmit serial data. |
| Power/Ground Pins |  |  |  |
| VCC | $\begin{gathered} \hline 9, \\ 33, \\ 43 \\ \hline \end{gathered}$ | - | +5 VDC power supply pins. |
| VDD | 27 | - | +12 VDC power supply pin for function switching circuits. |
| Vref | 20 | - | Internal voltage reference, bypass pin. Add capacitor $0.1 \mu \mathrm{~F}(1.0 \mu \mathrm{~F}$ for better PSRR ) to ground. |
| GND | $\begin{aligned} & 20, \\ & 26, \\ & 34, \\ & 42 \end{aligned}$ | - | Ground for all blocks. |
| Rbias | 11 | - | Bias point of internal current generator. Add resistor 10.0k $\Omega( \pm 1 \%$ ) to ground. |
| Tgen | 32 | - | Reference point for internal timing circuit. Add capacitor 470pF to ground. |
| N/C | 12 | - | No connect. |

AVPro® 5303B

## ELECTRICAL SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS

Operation beyond the maximum ratings may damage the device

| PARAMETER | RATING |
| :--- | :--- |
| Storage temperature | -55 to $150{ }^{\circ} \mathrm{C}$ |
| Junction operating temperature | $+125^{\circ} \mathrm{C}$ |
| 5V supply voltage pins | $-0.3 \mathrm{~V}<\mathrm{VCC}<6 \mathrm{~V}$ |
| 12V supply pin | $-0.3 \mathrm{~V}<\mathrm{VDD}<13 \mathrm{~V}$ |
| Voltage applied to Digital and Video Inputs | -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| Voltage applied to video pins | -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| Voltage applied to audio pins | $-0.3 \mathrm{~V}<\mathrm{VDD}<13 \mathrm{~V}$ |
| Voltage applied to FNC pin (input) | $-0.3 \mathrm{~V}<\mathrm{VDD}<13 \mathrm{~V}$ |

SPECIFICATIONS: Unless otherwise specified: $0^{\circ}<\mathrm{Ta}<70^{\circ} \mathrm{C}$; power supplies $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \%$, VDD $=12.0 \mathrm{~V}$ $\pm 5 \%$.

| Parameter | CONDITION | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Characteristics |  |  |  |  |  |
| Power Supply Currents (Default register setting) | All outputs not loaded VCC (+5 VDC) <br> VDD (+12 VDC) |  | $\begin{gathered} 16.5 \\ 4 \end{gathered}$ | $\begin{gathered} 20 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power Supply Currents (Default register setting) | $\begin{aligned} & \text { Pdwn = } 1 \\ & \text { VCC (+5 VDC) } \\ & \text { VDD (+12 VDC) } \end{aligned}$ |  | $\begin{gathered} 2.3 \\ 10 \end{gathered}$ | $\begin{gathered} 3 \\ 100 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| PSRR | $\mathrm{f}_{\text {in }}=100 \mathrm{~Hz}, 0.3 \mathrm{Vpp}$ on VCC/ VDD | 40 |  |  | dB |
| Switch time | From serial data acknowledge |  | 2.0 |  | $\mu \mathrm{s}$ |
| Wake time | From Power Down Condition |  | 5 |  | $\mu \mathrm{s}$ |
| Serial Port Timing (Set by $\mathrm{I}^{2} \mathrm{C}$ controller) |  |  |  |  |  |
| SCLK Input Frequency |  |  |  | 400 | kHz |
| SCLK LOW time (tcl) |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| SCLK HIGH time (tch) |  | 0.6 |  |  | $\mu \mathrm{S}$ |
| Rise time (tRT) | SCLK and SDATA |  |  | 300 | ns |
| Fall time (trt) | SCLK and SDATA |  |  | 300 | ns |
| Data set-up time* (tosu) | SDATA change to SCLK HIGH | 100 |  |  | ns |
| Data hold time* (toh) | SCLK LOW to SDATA change | 30 |  |  | ns |
| Start set-up time (tssu) |  | 0.6 |  |  | $\mu \mathrm{S}$ |
| Start hold time (tsh) |  | 0.6 |  |  | $\mu \mathrm{S}$ |
| Stop set-up time (tpsu) |  | 0.6 |  |  | $\mu \mathrm{S}$ |
| Glitch rejection | maximum pulse on SCLK and/or SDATA |  |  | 50 | ns |
| * These specifications also apply to an acknowledge generated by the device. |  |  |  |  |  |

SPECIFICATIONS (continued)

| Digital I/O Characteristics (SCLK, SDATA, Pdwn, Dev_Addr) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | CONDITION | MIN | NOM | MAX | UNIT |
| High level input voltage |  | $0.7^{*}$ VCC |  | VCC+0.3 | V |
| Low level input voltage |  | GND-0.3 |  | $0.3^{*}$ VCC | V |
| High level input current (SCLK, Pdwn, Dev Addr) | $\mathrm{Vin}=\mathrm{Vcc}-1.0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| High level input current (SDATA) | $\mathrm{Vin}=\mathrm{Vcc}-1.0 \mathrm{~V}$ | -50 |  | 50 | $\mu \mathrm{A}$ |
| Low level input current (SCLK, Pdwn) | $\mathrm{Vin}=1.0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| Low level input current (Dev_Addr) | Vin $=1.0 \mathrm{~V}$ | -300 |  | 10 | $\mu \mathrm{A}$ |
| Low level input current (SDATA) | Vin $=1.0 \mathrm{~V}$ | -50 |  | 50 | $\mu \mathrm{A}$ |
| Low level output voltage (SDATA) | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\begin{aligned} & \text { Fall time (trT) } \mathrm{V}_{\text {Ihmin }} \text { to } \mathrm{V}_{\text {ILmax }} \\ & \text { (SDATA) } \end{aligned}$ | Acknowledge or read with $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |  |  | 250 | ns |



Serial Port Timing (Typical)

Video Characteristics - Unless otherwise noted, typical output loading on all video outputs is $150 \Omega$. All video outputs are capable of withstanding a sustained $75 \Omega$ load to ground without damage.

| PARAMETER | CONDITION | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Impedance | All video inputs | 100 |  |  | $\mathrm{k} \Omega$ |
| Input Dynamic Range | $\mathrm{f}_{\text {in }}=100 \mathrm{kHz}, \mathrm{THD}<0.15 \%$ |  | 1.5 |  | Vpp |
| RGB Gain Control $\mathrm{A}_{0}=$ reading $x x 00 x x x x$ gain | 1.0 Vpp input, $\mathrm{f}_{\text {in }}=100 \mathrm{kHz}$; <br> Register 1 = xxxxxx00 <br> Register 1 = xxxxxx01 <br> Register 1 = xxxxxx10 <br> Register 1 = xxxxxx11 | $\begin{gathered} 1.9 \\ \mathrm{~A}_{0}-12 \% \\ \mathrm{~A}_{0}-22 \% \\ \mathrm{~A}_{0}-33 \% \end{gathered}$ | $\begin{gathered} 2.0 \\ \mathrm{~A}_{0}-10 \% \\ \mathrm{~A}_{0}-20 \% \\ \mathrm{~A}_{0}-30 \% \end{gathered}$ | $\begin{gathered} 2.1 \\ \mathrm{~A}_{0}-8 \% \\ \mathrm{~A}_{0}-18 \% \\ \mathrm{~A}_{0}-27 \% \end{gathered}$ | V/V <br> V/V <br> V/V <br> V/V |
| CVBS Gain Control <br> $\mathrm{A}_{0}=$ reading $x x 00 x x x x$ gain | 1.0 Vpp input, $\mathrm{f}_{\mathrm{in}}=100 \mathrm{kHz}$; <br> Register 1 = xxxx00xx <br> Register 1 = xxxx01xx <br> Register 1 = xxxx10xx <br> Register 1 = xxxx11xx | $\begin{gathered} 1.9 \\ \mathrm{~A}_{0}-12 \% \\ \mathrm{~A}_{0}-22 \% \\ \mathrm{~A}_{0}-33 \% \end{gathered}$ | $\begin{gathered} 2.0 \\ \mathrm{~A}_{0}-10 \% \\ \mathrm{~A}_{0}-20 \% \\ \mathrm{~A}_{0}-30 \% \end{gathered}$ | $\begin{gathered} 2.1 \\ \mathrm{~A}_{0}-8 \% \\ \mathrm{~A}_{0}-18 \% \\ \mathrm{~A}_{0}-27 \% \end{gathered}$ | $\begin{aligned} & V / N \\ & V / N \\ & V / N \\ & V / N \end{aligned}$ |
| Output Gain Inequality | RGB or SVHS output channel to channel | -2.5 |  | 2.5 | \% |
| Video Bandwidth | Amplitude loss measured at $10 \mathrm{MHz}, \mathrm{A}_{0}=2 \mathrm{~V} / \mathrm{V}$ | 1.0 | 0.7 |  | dB |
|  | $3 \mathrm{~dB}, \mathrm{~A}_{0}=2 \mathrm{~V} / \mathrm{V}$ |  | 25 |  | MHz |
| Output DC Level <br> Blank level clamp voltage Average level | RGB, CVBS or Luma output |  | 1.2 |  | V |
|  | Chroma, Pr or Pb output |  | 1.8 |  | V |
| Signal to Noise Ratio | 1 Vpp input | 58 | 75 |  | dB |
| Cross Talk | $\mathrm{f}_{\text {in }}=4.43 \mathrm{MHz}, 1 \mathrm{Vpp}$ |  | -65 |  | dB |
| Output to Output Differential Delay | RGB signals, $\mathrm{f}_{\text {in }}=100 \mathrm{kHz}$ | -20 |  | 20 | ns |
| Differential Phase | CVBS output | -2.5 |  | 2.5 | Deg. |
| Differential Gain | CVBS output | -2.5 |  | 2.5 | \% |

AVPro® 5303B

Audio Characteristics - Unless otherwise noted, all audio outputs shall drive a load of $10.3 \mathrm{k} \Omega$. All audio outputs will withstand a sustained $300 \Omega$ to ground without damage.

| PARAMETER | CONDITION | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Impedance |  | 110 | 160 | 210 | $\mathrm{k} \Omega$ |
| Output Impedance |  |  | 1.6 | 5 | $\Omega$ |
| Audio Gain Control | $\begin{aligned} & \mathrm{f}_{\text {in }}=1.0 \mathrm{kHz} \\ & \text { Register } 1=\mathrm{xxx0xxxx} \\ & \text { Register } 1=\mathrm{xxx} 1 \mathrm{xxxx} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 6 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Frequency Response | 0.5 Vrms input, Flat within $\pm 0.3 \mathrm{~dB}$ | 20 |  |  | kHz |
|  | Measured -3 dB point | 100 |  |  | kHz |
| Dynamic Range A Weighting filter | $\mathrm{f}_{\text {in }}=1.0 \mathrm{kHz}, 2.0 \mathrm{Vrms}$ | 90 | 100 |  | dB |
| Signal to Noise ratio A Weighting filter | $\mathrm{f}_{\mathrm{in}}=1.0 \mathrm{kHz}, 2.0 \mathrm{Vrms}$ | 90 | 100 |  | dB |
| Distortion (THD) | 0.5 Vrms output |  |  | 0.03 | \% |
|  | 2 Vrms output |  |  | 0.1 | \% |
| DC Offset |  | -250 |  | 250 | mV |
| Output Phase Matching | $\mathrm{f}_{\text {in }}=1.0 \mathrm{kHz}, 0.5 \mathrm{Vrms}$ |  | 0.5 |  | Deg. |
| Cross Talk | $\mathrm{f}_{\text {in }}=1.0 \mathrm{kHz}, 2.0 \mathrm{Vrms}$ | 75 | 100 |  | dB |
| Audio to video path skew | $\begin{aligned} & \hline \text { Video input }=1.0 \mathrm{Vpp} @ 100 \mathrm{kHz} \\ & \text { Audio input }=0.5 \mathrm{Vrms} @ 1.0 \mathrm{kHz} \\ & \hline \end{aligned}$ |  | 150 |  | ns |

## TV Function Pin Characteristics

| PARAMETER | CONDITION | MIN | NOM | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Output Load | @ Func_out | 10 |  |  | $\mathrm{k} \Omega$ |
| Series Resistance | With Output Load, $10 \mathrm{k} \Omega$, <br> Vin = 12V |  | 290 | 500 | $\Omega$ |
|  | With Output Load, $10 \mathrm{k} \Omega$, <br> Vin $=9.5 \mathrm{~V}$ |  | 350 | 500 | $\Omega$ |
|  | With Output Load, $10 \mathrm{k} \Omega$, <br> Vin $=7 \mathrm{~V}$ |  | 220 | 500 | $\Omega$ |

Fast Blanking (FB) Pin Characteristics

| PARAMETER | CONDITION | MIN | NOM | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Impedance | FB1, FB2, FB3 | 100 |  |  | $\mathrm{k} \Omega$ |
| Blanking Input Level | Input Logical "0" | 0.0 |  | 0.4 | V |
|  | Input Logical "1" | 1.0 |  | 3.0 | V |
| Blanking Delay | FB to RGB Signals | -50 |  | 50 | ns |
| Output Load | @ FB_out | 300 |  |  | $\Omega$ |
| FB Gain |  |  | 1.0 |  | $\mathrm{~V} / \mathrm{V}$ |

Application Diagram: (For TV 2/3-SCART Application)


Application Diagram: (Dual AVPro® 5303B Application)


## PACKAGE PIN DESIGNATION

(Top View)


AVPro® 5303B
Universal 3-Input A/V Switch Interface
DATA SHEET

## MECHANICAL DRAWING 48QFN Package



ORDERING INFORMATION

| PART DESCRIPTION | ORDER NO. | PACKAGE MARK |
| :---: | :---: | :---: |
| AVPro $^{\circledR} 5303 \mathrm{~B}$ Universal 3-Input A/V Switch Interface <br> $(48$ QFN) | AVPro $^{\circledR} 5303 \mathrm{~B}-\mathrm{CM}$ | AVPro ${ }^{\circledR} 5303 \mathrm{~B}-\mathrm{CM}$ |
| AVPro $^{\circledR} 5303 \mathrm{~B}$ Universal 3-Input A/V Switch Interface <br> (48 QFN) Tape and Reel | AVPro $^{\circledR} 5303 \mathrm{~B}-\mathrm{CMR}$ | AVPro ${ }^{\circledR} 5303 \mathrm{~B}-\mathrm{CM}$ |
| AVPro $^{\circledR} 5303 \mathrm{~B}$ Universal 3-Input A/V Switch Interface <br> (48 QFN) Lead Free | AVPro $^{\circledR} 5303 \mathrm{~B}-\mathrm{CM} / \mathrm{F}$ | AVPro ${ }^{\circledR} 5303 \mathrm{~B}-\mathrm{CM}$ |
| AVPro $^{\circledR} 5303 \mathrm{~B}$ Universal 3-Input A/V Switch Interface <br> $(48$ QFN) Lead Free, Tape and Reel | AVPro $^{\circledR} 5303 \mathrm{~B}-\mathrm{CMR} / \mathrm{F}$ | AVPro ${ }^{\circledR} 5303 \mathrm{~B}-\mathrm{CM}$ |

This product is sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement and limitation of liability. TERIDIAN Semiconductor Corporation (TSC) reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that a data sheet is current before placing orders. TSC assumes no liability for applications assistance.

TERIDIAN Semiconductor Corporation, 6440 Oak Canyon Road, Irvine, CA 92618-5201
TEL (714) 508-8800, FAX (714) 508-8875, http://www.teridian.com


[^0]:    $\checkmark$ TV 3-SCART Interface
    $\checkmark$ TV A/V Interface (YPrPb/SVHS/CVBS)
    $\checkmark$ DVD Recorder A/V Interface
    $\checkmark$ Digital Set-Top Box A/V Interface
    $\checkmark$ PVR A/V Interface

