## **MVS Series**

## 9x14 mm, 5.0 Volt, HCMOS/TTL, VCXO



Condition/Notes

See Note 1









PARAMETER

Frequency Range

Operating Temperature

- General purpose VCXO for Phase Lock Loops (PLL), Clock Recovery, Reference Signal Tracking and Synthesizers
- Frequencies up to 160 MHz and tri-state option





Units

\*Contact factory for availability.
M3001Sxxx - Contact factory for datasheet.

Тур.

(See ordering information)

Min.

Symbol

0.200 (5.08) TYP		0.100 (2.54)
0.200 0.050 1 1 0.050		<b>+ +</b>
Pin Conn	nctions	

	Storage Temperature	Ts	-55		+125	°C	
	Frequency Stability	ΔF/F		See order	ing informa	ation)	
	Aging						
	1 <sup>st</sup> Year		-3/-5		+3/+5	ppm	<52 MHz / >=52MHz
	Thereafter (per year)		-1/-2		+1/+2	ppm	<52 MHz / >=52MHz
	Pullability/APR		(See ordering information)				Over Control Voltage
	Control Voltage	Vc	0.5	2.5	4.5	V	
	Linearity				10	%	Positive Monotonic Slope
	Modulation Bandwidth	Fm	10			kHz	
S.	Input Impedance	Zin	50k			Ohms	
Specifications	Input Voltage	Vdd	4.75	5.0	5.25	V	
ati	Input Current	ldd		25	35	mA	1.544 to 24.999 MHz
I≝				35	60	mA	25 to 9 9.999 MHz
9				55	90	mA	70 to 160 MHz
Ş	Output Type						HCMOS/TTL
Electrical	Load						See Note 2
Ě	1.544 to 45 MHz			10 TT			
l ä	45.001 to 160 MHz		5 TTL or 30 pF				
١"	Symmetry (Duty Cycle)			See order	See Note 3		
	Logic "1" Level	Voh	90% Vdd			V	HCMOS Load
			Vdd -0.5			V	TTL Load
	Logic "0" Level	Vol			10%	V	HCMOS Load
					Vdd		
					0.5	V	TTL Load
	Rise/Fall Time	Tr/Tf		3	10	ns	See Note 4
	Tristate Function		Input Logic "1" or floating: output active				
			Input Logic "0": output disables to high-Z				
	Start up Time				10	ms	
	Phase Jitter @ 155.52 MHz	φJ		10	15	ps RMS	Integrated 12 kHz – 20 MHz
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	2 100 kHz	Offset from carrier
	@155.52 MHz	-62	-93	-113	-115	-114	dBc/Hz
Environmental	Mechanical Shock	Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, ½ sinewave)					
le l	Vibration	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)					
ΙĒ	Hermeticity	Per MIL-STD-202, Method 112, (1x10-8 atm. cc/s of Helium)					
Į₹	Solderability						
μů	Max Soldering Conditions	x Soldering Conditions   See solder profile, Figure 1					

## Pin Connections

SUC

FUNCTION	4 Pin Pkg.	6 Pin Pkg.
Control Voltage	1	1
Tristate		2
Circuit/Case Ground	2	3
Output	3	4
N/C		5
+Vdd	4	6

- 1. Frequencies above 90 MHz utilize a PLL design. Fundamental and PLL designs are available at other frequencies.
- Contact factory for availability.

  2. TTL load see load circuit diagram #1. HCMOS load see load circuit diagram #2.
- 3. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.
- 4. Rise/Fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% Vdd and 90% Vdd with HCMOS load.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.





