

74LCX16501

18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs

General Description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and $\overline{\text{OEBA}}$), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output-enable OEAB is active-high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and $\overline{\text{OEBA}}$ is active low).


To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Features

- 6.0 ns t_{PD} max, 20 μA I_{CCQ} max
- 5V tolerant inputs and outputs
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal
- 2.0V–3.6V V_{CC} supply operation
- ± 24 mA output drive
- Implements patented Quiet Series™ noise/EMI reduction circuitry
- Functionally compatible with 74 series 16501
- Latch-up performance exceeds 500 mA
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V

Connection Diagram

Pin Assignment for SSOP and TSSOP



TL/F/12550-1

Function Table[†]


Inputs				Output B
OEAB	LEAB	CLKAB	A	
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	B_0^{\ddagger}
H	L	L	X	B_0^{\S}

[†]A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA.

[‡]Output level before the indicated steady-state input conditions were established.

[§]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

Logic Diagram



TL/F/12550-2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +7.0		V
V _I	DC Input Voltage	-0.5 to +7.0		V
V _O	DC Output Voltage	-0.5 to +7.0	Output in TRI-STATE®	V
		-0.5 to V _{CC} + 0.5	Output in High or Low State (Note 2)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	
I _O	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units	
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	
V _I	Input Voltage	0	5.5	V	
V _O	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		TRI-STATE	0	5.5	
I _{OH} /I _{OL}	Output Current	V _{CC} = 3.0V - 3.6V V _{CC} = 2.7V	±24 ±12	mA	
T _A	Free-Air Operating Temperature	-40	85	°C	
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V-2.0V, V _{CC} = 3.0V	0	10	ns/V	

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = -40°C to +85°C		Units
				Min	Max	
V _{IH}	HIGH Level Input Voltage		2.7-3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7-3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7-3.6	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		V
		I _{OH} = -24 mA	3.0	2.2		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7-3.6		0.2	V
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	V
		I _{OL} = 24 mA	3.0		0.55	V
I _I	Input Leakage Current	0 ≤ V _I ≤ 5.5V	2.7-3.6		±5.0	μA
I _{OZ}	TRI-STATE I/O Leakage	0 ≤ V _O ≤ 5.5V V _I = V _{IH} or V _{IL}	2.7-3.6		±5.0	μA
I _{OFF}	Power-Off Leakage Current	V _I or V _O = 5.5V	0		10	μA
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.7-3.6		20	μA
		3.6V ≤ V _I , V _O ≤ 5.5V	2.7-3.6		±20	μA
ΔI _{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} - 0.6V	2.7-3.6		500	μA

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$				Units
		$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		
		Min	Max (Note 3)	Min	Max (Note 3)	
f_{max}	Maximum Clock Frequency	170				MHz
t_{PHL}	Propagation Delay Bus to Bus	1.5	6.0	1.5	7.0	ns
t_{PLH}	Propagation Delay Clock to Bus	1.5	6.7	1.5	8.0	ns
t_{PHL}	Propagation Delay LE to Bus	1.5	7.0	1.5	8.0	ns
t_{PLH}	Output Enable Time	1.5	7.2	1.5	8.2	ns
t_{PZH}	Output Disable Time	1.5	7.0	1.5	8.0	ns
t_{PLZ}	Setup Time	2.5		2.5		ns
t_{PHZ}	Hold Time	1.5		1.5		ns
t_W	Pulse Width	3.0		3.0		ns
t_{OSHL}	Output to Output Skew (Note 2)		1.0			ns
t_{OSLH}			1.0			ns

Note 1: The Maximum AC limits are design target. Actual performance will be specified upon completion of characterization.

Note 2: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}), or LOW to HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = 25^\circ\text{C}$	Units
				Typical	
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50 \text{ pF}$, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	0.8	V
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50 \text{ pF}$, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	-0.8	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C_{IN}	Input Capacitance	$V_{CC} = \text{Open}$, $V_I = 0V$ or V_{CC}	7	pF
$C_{I/O}$	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C_{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , $F = 10 \text{ MHz}$	20	pF