

AC' 97TM Audio CODEC with SRC and DIT

Features

- AC' 97 Rev. 2.1 Compliant
- S/PDIF output
- 18bit Resolution A/D and D/A
- Exceeds PC99 Performance Requirements:

AK4545 (@fs=48k) A/D......90dBA D/A.....89dBA A-A.....95dBA

- Analog Inputs:
 - 4 Stereo Inputs: LINE, CD, VIDEO, AUX Speakerphone and PC BEEP Inputs 2 Independent MIC Inputs
- Variable Sampling Rate Support 48k, 44.1k, 32k, 22.05k, 16k, 11.025k, 8k
- Analog Output:
 Stereo LINE Output with volume control
 True Line Level with volume control
 Mono Output with volume control
- 3D Stereo Enhancement
- POP Function & DAC Feed Back Control
- EAPD(External Amplifier Powerdown) Support
- Power Supplies: Analog 5.0V, Digital 3.3V
- Low Power Consumption 215mW(Analog:5V/Digital:3.3V) at full operation
- 48 Pin LQFP Package

General Description

The AK4545 is a 18bit high performance codec which supports variable sampling rate conversion compliant with Audio Codec '97 Rev 2.1 requirements.

The AK4545 supports S/PDIF output that is digital audio transmitter of IEC958. Audio digital data in PC can be output by this S/PDIF out.


The AK4545 provides two pairs of stereo outputs with independent volume controls, a mono output, and multiple stereo and mono inputs, along with flexible mixing, gain and mute functions to provide a complete integrated audio solution for PCs. In addition, the AK4545 has the POP feature suitable for 3D positioning and direct output from DAC for AD monitoring.

Sampling frequency is programmable through AC-link as 48k, 44.1k, 32k, 22.05k, 16k, 11.025k, and 8kHz. This setting is done independent to ADC and DAC side while L/R channels are kept identical.

The AK4545 provides excellent audio performance, meeting or exceeding PC99 requirements for a PCI audio solution. It has low power consumption, and flexible power-down modes for use in laptops as well as desktop PCs and aftermarket add-in boards.


Like the earlier pin-compatible AK4541, AK4543 and AK4544A , the AK4545 is available in a compact 48-lead LQFP package. Reference: Audio Codec' 97 Revision 2.1

■Block Diagram



^{*} AKM assumes no responsibility for the usage beyond the conditions in this data sheet.

MS0058-E-00 - 1 -



MS0058-E-00 - 2 -

2000/11

Pin/Function

No.	Signal Name	I/O	Description
1	DVdd1	-	Digital power supply; 3.3V(DVdd1 = DVdd2)
			0.1uF + 4.7uF capacitors should be connected to digital ground.
2	XTL_IN	I	24.576MHz(512fs) Crystal is normally connected.
	(MCLKI)		If crystal is not connected, external clock can be used.
3	XTL_OUT(open)	О	24.576MHz(512fs) Crystal. If external clock is used, this pin should be open.
4	DVss1	-	Digital Ground; 0V. This pin should be directly connected to DVss2 on board.
5	SDATA_OUT	I	Serial 256-bit AC'97 data stream from digital controller
6	BIT_CLK	О	12.288MHz(256fs) serial data clock
7	DVss2	-	Digital Ground; 0V. This pin should be directly connected to DVss1 on board.
8	SDATA_IN	О	Serial 256-bit AC'97 data stream to digital controller
9	DVdd2	-	Digital power supply; 3.3V(DVdd1 = DVdd2)
			0.1uF + 4.7uF capacitors should be connected to digital ground.
10	SYNC	I	AC'97 Sync Clock, 48kHz(1fs) fixed rate sampling rate
11	RESET#	I	AC'97 Master Hardware Reset
12	PC_BEEP	I	PC Speaker beep pass through
13	PHONE	I	From telephony subsystem speakerphone
14	AUX_L	I	Aux Left Channel
15	AUX_R	I	Aux Right Channel
16	VIDEO_L	I	Video Audio Left Channel
17	VIDEO_R	I	Video Audio Right Channel
18	CD L	I	CD Audio Left Channel
19	CD_GND	I	CD Audio analog ground
19	CD_GND	1	CD_GND or analog ground should be connected through capacitor.
20	CD_R	I	CD Audio Right Channel
$\frac{20}{21}$	MIC1	I	
			Desktop Microphone Input
22	MIC2	I	Second Microphone Input
23	LINE_IN_L	I	Line In Left Channel
24	LINE_IN_R	I	Line In Right Channel
25	AVdd1	-	Power supply; 5.0V(AVdd1=AVdd2)
- 0.0	A T 7 - 1		0.1uF + 4.7uF capacitors should be connected to AVss1(analog ground).
26	AVss1	-	Analog Ground; 0V
27	Vref	О	Reference Voltage Output;
	TT 00 1	-	0.1µF +4.7µF capacitors should be connected to Avss1(analog ground).
28	VrefOut	0	Reference Voltage Output (2.5V,1.25mA)
29	AFILTL	0	Anti-Aliasing Filter Cap; Connected to analog ground with 1nF capacitor.
30	AFILTR	0	Anti-Aliasing Filter Cap; Connected to analog ground with 1nF capacitor.
31	VRAD	O	Vref for ADC; 0.1uF + 4.7uF capacitors should be connected to analog ground.
32	PLLfilter	О	Loop filter for PLL is connected; 36k resistor and 33nF capacitor in series and
<u> </u>			390pF capacitor.
33	VRDA	0	Vref for DAC; 0.1uF + 4.7uF capacitors should be connected to analog ground.
34	3Dcap	O	3D Enhancement Cap; 27nF capacitor should be connected to analog ground.
35	LINE_OUT_L	O	Line Out Left Channel
36	LINE_OUT_R	O	Line Out Right Channel
37	MONO_OUT	О	To telephony subsystem speakerphone
38	AVdd2	-	Power supply; 5.0V(AVdd1=AVdd2)
			0.1uF capacitor should be connected to AVss2(analog ground).
39	LNLVL_OUT_L	О	True Line Level Out Left Channel
40	NC	-	No Connection
41	LNLVL_OUT_R	0	True Line Level Out Right Channel
42	AVss2	-	Analog Ground
43	TEST2	I	Test pin (This pin should be open for normal operation): With internal pull-down.
44	TEST3	I	Test pin (This pin should be open for normal operation): With internal pull-down.
45	NC	-	No Connection
46	NC	-	No Connection
47	EAPD	О	EAPD(External amplified powerdown)
48	SPDIF_OUT	0	SPDIF serial data output

MS0058-E-00 - 3 -

Absolute Maximum Rating									
AVss1, AVss2, DVss1, DVss2 =0V (Note 1)									
Parameter	Symbol	min	max	Units					
Power Supplies (Note 2)									
Analog(AVdd1 & AVdd2)	VA	-0.3	6.0	V					
Digital(DVdd1 & DVdd2)	VD	-0.3	6.0	V					
Input Current (any pins except for supplies)	IIN	-	±10	mA					
Analog Input Voltage	VINA	-0.3	VA+0.3	V					
Digital Input Voltage	VIND	-0.3	VD+0.3	V					
Ambient Temperature	Ta	-10	70	$^{\circ}\mathrm{C}$					
Storage Temperature	Ta	-65	150	$^{\circ}\mathrm{C}$					

Note 1: All voltages with respect to ground.

AGND(AVss1, AVss2) and DGND(DVss1, DVss2) should be same voltage. Note 2: Supplying Digital Power, Analog Power should be supplied.

Warning: Operation at or beyond these limits may results in permanent damage to the device. Normal operation is not guaranteed at these extremes.

Recommended Operating Condition											
AGND, DGND=0V (Note 1)											
Parameter		·	Symbol	min	typ	max	Units				
Power Supplies	AK4545	·									
		Analog	VA	4.75	5.0	5.25	V				
		Digital	VD	3.135	3.3	3.465	V				

- 4 -

Note 1: All voltages with respect to ground.

AK4545 Analog Characteristics

Ta=25°C,AVdd=5.0V,DVdd=3.3V, fs=48kHz unless otherwise specified, Signal Frequency =1kHz All volume setting for ADC/DAC performance measurement is 0dB.

All volume setting for ADC/DAC performance measurement is	0dB.			
Parameter	min	typ	max	Units
Audio-ADC				
Resolution			18	Bits
S/N (A weight, fs=48kHz)	83	90		dB
S/N (A weight, fs=44.1kHz)		87		dB
S/(N+D) (fs=48KHz, -1dB analog input)	70	82		dBFS
Inter Channel Isolation	70	77		dB
Inter Channel Gain Mismatch			0.5	dB
Full Scale Input Voltage	0.88	1.0	1.12	Vrms
Power Supply Rejection	0.00	50	1,12	dB
Audio DAC: measured at AOUTL/AOUTR via MIXER path	· ·		l	
Resolution			18	Bits
S/N (A weighted, fs=48kHz)			10	Dits
: mixer+DAC measured at AOUT	84	89		dB
S/N (A weighted, fs=44.1kHz)	04	0.0		иБ
: mixer+DAC measured at AOUT		88		dB
S/(N+D) (fs=48KHz, -1dB digital input)	72	80		dBFS
Inter Channel Isolation	70	80		dB
Inter Channel Gain Mismatch	10		1.0	dB
Full Scale Output Voltage	0.88	1.0	1.12	Vrms
Total Out-of-Band Noise (28.8kHz - 100kHz)	0.00	-70	1.12	dB
Power Supply Rejection		50		dB
MIC Amplifier / MUX		50		иь
•	10	90	99	ID.
Gain: 20dB is selected	18	20	22	dB
Master volume (Mono, Stereo, True Line Level Out): 1.5dl	B x 32 step		I	15
Step Size		-1.5		dB
Attenuation Control Range	-46.5		0	dB
Load Resistance	10			$k\Omega$
PC Beep: 3dB x 16 step				
Step Size		-3.0		dB
Attenuation Control Range	-45		0	dB
Analog Mixer: 1.5dB x 32 step				
Step Size		-1.5		dB
Gain Control Range	-34.5		+12	dB
Record Gain: 1.5dB x 16 step				
Step Size		+1.5		dB
Gain Control Range	0		+22.5	dB
Mixer	•	•	•	•
Input Voltage (except for MIC)		1.0		Vrms
Input Voltage MIC : Gain = 0dB		1		Vrms
MIC : Gain = 20dB		0.1		Vrms
S/N(A weighed): 0dB setting, 1 path is selected at Mixer				
CD to AOUT:	88	95		dB
Other analog input to AOUT		95		dB
Input Impedance (Input gain=0dB,Rec_MUTE=off)				
PC_BEEP only	(10)	76		$k\Omega$
Others(PHONE, LINE, CD, AUX, VIDEO)	(10)	40		$\mathrm{k}\Omega$
Input Impedance (MIC1 and MIC2)	(10)	20		kΩ
Output load Resistance	10			$\mathrm{k}\Omega$
(LINE_OUT_L/R, MONO_OUT, LNLVL_OUT_L/R)				
Vrefout				_
Drivability			1.25	mA

MS0058-E-00 - 5 -

Parameter	min	typ	max	Units
Power Supplies				
Analog Power Supply Current (AVdd1 & AVdd2) All ON mode(all PR_bits are 0) Cold Reset status(Reset#=L, Vref is ON) All OFF mode(all PR_bits are 1)		38 3.7 0	57 8 0.2	mA mA mA
Digital Power Supply Current(DVdd1 & DVdd2) All ON mode(all PR_bits are 0) at DVDD=3.3V All OFF mode(all PR_bits are 1)		6.9 0	11 0.4	mA mA

Filter Ch	aracteristics			
$Ta=25^{\circ}C,AVdd=5.0V\pm5\%,DVdd=3.3V\pm5\%$, fs=48KHz(fix	red)			
Parameter	min	typ	Max	Units
ADC Digital Filter (Decimation LPF)				
Passband (±0.2dB) Note)	0		19.2	kHz
Stopband	28.8			kHz
Stopband Attenuation	70			dB
Group Delay			0.5	ms
ADC Digital Filter (HPF)				
Frequency Response; -3dB		7.5		Hz
$-0.5 \mathrm{dB}$		21		
-0.1dB		49		
DAC Digital Filter				
Passband (±0.2dB)	0		19.2	kHz
Stopband	28.8			kHz
Group Delay			0.5	ms
Stopband Rejection	70			dB
DAC Post filter				
Passband Frequency Response (0 - 19.2kHz)		±0.1		dB

Note) This frequency scales with the sampling frequency (fs).

	AK454	5 DC Chara	cteristics			
Ta=-10~70°C, VD= 3.3V±5%	%, VA=5V±5%, 50pF ex	xternal load				
Parameter		Symbol	min	$_{ m typ}$	Max	Units
"H" level input voltage	C-coupled	VIH	0.7xVD	-	-	V
(XTAL_IN)	direct	VIH	0.8xVD			V
"L" level input voltage	C-coupled	VIL	-	-	0.3xVD	V
(XTAL_IN)	direct	VIL			0.2xVD	V
"H" level input voltage (RESET#, SYNC, SDA'	VIH	0.7xVD	-	-	V	
"L" level input voltage (RESET#, SYNC, SDA'	VIL	-	-	0.3xVD	V	
"H" level output voltage	"H" level output voltage		VD-0.55	-	-	V
"L" level output voltage	L" level output voltage Iout= 1mA		-	-	0.55	V
Input leakage current(exclu	Iin	-	-	±10	μA	


Switching Characteristics

Ta=25°C, AVdd=5.0V±5%, DVdd=3.3V±5%, 50pF external load Parameter Symbol Min Typ max Units Master Clock Frequency Note) Fmclk 24.576 MHz If Crystal is not used. 45 50 55 % AC link Interface Timing BIT CLK frequency Fbclk 12.288 MHzBIT_CLK clock Period(Tbclk=1/Fbclk) Tbclk 81.38 ns BIT_BLK low pulse width $Tclk_low$ 36 40.745 ns BIT_BLK low pulse width Tclk_high 36 40.7 45 ns BIT_CLK rise time $Trise_clk$ 6 ns BIT_CLK fall time Tfall clk 6 ns SYNC frequency 48 kHzSYNC low pulse width Tsync_low 19.5 us (240 cycle) (Tbclk) SYNC high pulse width Tsync_high 1.3 μs (16 cycle) (Tbclk) SYNC rise time Trise_sync 6 ns SYNC fall time Tfall_sync 6 ns Setup time(SYNC, SDATA OUT) Tsetup 10 ns Hold time(SYNC, SDATA_OUT) Thold 25 ns SDATA_IN delay time from BIT_CLK Tdelay 15 ns rising edge SDATA_IN rise time Trise_din 6 ns SDATA_IN fall time Tfall_din 6 ns SDATA OUT rise time Trise_dout 6 ns SDATA_OUT fall time Tfall_dout 6 ns Cold Rest (SDATA_OUT=L, SYNC=L) RESET# active low pulse width $Trst_low$ 1.0 μs RESET# inactive to BIT_CLK delay Trst2clk162.8ns (2 cycle) (Tbclk) Warm Rest Timing SYNC active low pulse width Tsync_high 1.0 1.3 μs (16 cycle) (Tbclk) 162.8 SYNC inactive to BIT_CLK delay Tsync2clk ns (2 cycle) (Tbclk) AC-link Low Power Mode Timing End of Slot 2 to BIT_CLK, SDATA_IN Ts2_pdwn 1.0 μs Activate Test Mode Timing Setup to trailing edge of RESET# Tsetup2rst 15.0 ns Hold from RESET# rising edge Thold2rst 100 ns Rising edge of RESET# to Hi-Z Toff 50 ns Tlow Falling edge of RESET# to "L" 50

Note) The use of a crystal is recommended. If master clock is supplied from controller (or if a external oscillator is used), Master Clock should be input to XTAL IN, meanwhile XTAL OUT should be open.

■ Power On

Note that AK4545 must be in cold reset at power on and RESET# must be low until master c rystal clock becomes stable, or reset must be done once master clock is stable.




■Cold Reset Timing

Note that both SDATA_OUT and SYNC must be low at the rising edge of RESET# for cold reset.

The AK4545 initializes all registers including the Powerdown Control Registers, BIT-CLK is reactivated and each analog output is in Hi-Z state except for PC Beep while RESET# pin is low. The PC Beep is directly routed to L & R line outputs when AK4545 is in Cold Reset.

At the rising edge of RESET#, the AK4545 starts the initialization of ADC and DAC, which takes 1028TS cycles. After that, the AK4545 is ready for normal operation.

Status bit in the slot 0 is "0" (not ready) when the AK4545 is in RESET period ("L") or in initialization process. After initialization cycles, the status bit goes to "1" (ready).





MS0058-E-00 - 8 - 2000/11


■Warm Reset

The AK4545 initiates warm reset process by receiving a single pulse on the sync. The AK4545 clears PR4 bit and PR5 bit in the Powerdown Control Register. However, warm reset does not influence PR0~PR3 or PR6,7 bits in Powerdown Control Register. Note that SYNC signal should synchronize with BIT_CLK after AK4545 starts to output BIT_CLK clock. And if an external clock is used, external clocks should be supplied before issuing a sync pulse for warm reset.


ADC and DAC require 1028TS for the initialization.








■Setup and Hold Timing





MS0058-E-00 - 9 -

■Signal Rise and Fall Times


(50pF external load : from 10% 90% of DVdd)








■AC-link Low Power Mode Timing



■Activate Test Mode



Notes:1

1. All AC-link signals are normally low through the trailing edge of RESET#. Bringing SDATA_OUT high for the rising edge of RESET# causes the AK4545 AC-link outputs to go high impedance which is suitable for ATE in circuit testing. Note that the AK4545 enters in the ATE test mode regardless SYNC is high or low.

2. Once test modes have been entered, the only way to return to the normal operating state is to issue "cold reset" which issues RESET# with both SYNC and SDATA_OUT low.

MS0058-E-00 - 10 - 2000/11


_

¹ All the following sentences written with small italic font in this document quote the AC' 97 component specification.

General Description

■AC '97 Connection to the Digital AC'97 controller

²AC '97 communicates with its companion AC '97 controller via a digital serial link, AC-link". All digital audio streams, and command/status information are communicated over this point to point serial interconnect. A breakout of the signals connecting the two is shown in the following figure.



■Digital Interface

The AK4545 incorporates a 5 pin digital serial interface that links it to the AC '97 controller, AC-link is a bi-directional, fixed rate(48kHz), serial PCM digital stream. It handles multiple input, and output audio streams, as well as control register accesses employing a time division multiplexed (TDM) scheme. The AC-link architecture divides each audio frame into 12 outgoing and 12 incoming data streams, each with 20-bit sample resolution. DAC and ADC resolution of the AK4545 is 18 bit resolution. The data streams currently defined by the AC '97 specification include:

 PCM Playback 2 output slots

2 channel composite PCM output stream

 PCM Record data 2 input slots

2 channel composite PCM input stream

Control 2 output slots

Control register write port

Status 2 input slots

Control register read port ● S/PDIF output data 2 output slots

2 channel composite data output stream

SYNC, fixed at 48 KHz, is derived by dividing down the serial bit clock (BIT_CLK). BIT_CLK, fixed at 12.288 MHz, provides the necessary clocking granularity to support 12, 20-bit outgoing and incoming time slots. AC-link serial data is transitioned on each rising edge of BIT_CLK. The receiver of AC-link data, the AK4545 for outgoing data and AC '97 controller for incoming data, samples each serial bit on the falling edges of BIT_CLK. The AK4545 outputs BIT_CLK.

The AC-link protocol provides for a special 16-bit slot (Slot 0) wherein each bit conveys a valid tag for its corresponding time slot within the current audio frame. A "1" in a given bit position of slot 0 indicates that the corresponding time slot within the current audio frame has been assigned to a data stream, and contains valid data. If a slot is "Tagged" invalid, it is the responsibility of the source of the data, (The AK4545 for the input stream, AC '97 controller for the output stream), to stuff all bit positions with 0's during that slot's active time.


SYNC remains high for a total duration of 16 BIT_CLKs at the beginning of each audio frame. The portion of the audio frame where SYNC is high is defined as the "Tag Phase". The remainder of the audio frame where SYNC is low is defined as the "Data Phase". Note that SDATA_OUT and SDATA_IN data is delayed one BIT_CLK becauseAC'97 controller causes SYNC signal high at a rising edge of BIT CLK which initiates a frame.

"Output" stream means the direction from AC'97 controller to the AK4545, and "Input" stream means the direction from the AK4545 to AC'97 controller

- 11 -


MS0058-E-00

²All the following sentences written with small italic font in this document quote the AC' 97 component specification.



AC-link protocol identifies 13slots of data per frame. The frequency of sync is fixed to 48kHz. Only Slot 0, which is the Tag phase, is 16bits, all other slots are 20bits in length. These slots are explained in later sections.

AC-link Audio Output Frame (SDATA_OUT)



The AK4545 checks bit15 (valid frame bit). Note that when the valid frame bit is "1", at least one bit14-7 (slot 1-8) must be valid, bit6-0 will be "0" and should be ignored.

If bit15 is "0", the AK4545 ignores all following information in the frame.

The AK4545 then checks the validity of each bit in the TAG phase (slot 0).

Bit14-11,8,7 are valid bits for slot1-4,7,8.

If each bit is "0", the AK4545 ignores the slot indicated by "0". On the other hand, if each bit is "1", the slot is valid.

A new audio output frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On the immediately following falling edge of BIT_CLK, the AK4545 samples the assertion of SYNC. This falling edge marks the time when both sides of AC-link are aware of the start of a new audio frame. On the next rising of BIT_CLK, the AC '97 controller transitions SDATA_OUT into the first bit position of slot 0 (Valid Frame bit). Each new bit position is presented to AC-link on a rising edge of BIT_CLK, and subsequently sampled by the AK4545 on the following falling edge of BIT_CLK. This sequence ensures that data transitions, and subsequent sample points for both incoming and outgoing data streams are time aligned.

Data should be sent to the AC'97 codec with MSB first through the SDATA_OUT.


The following table shows the relationship of bit14&13 and the Read/Write operation depending on codec ID configuration.

Bit 15	Bit 14: Slot1 Valid Bit	Bit 13: Slot 2 Valid Bit	Read/Write Operation of
Valid Frame	(Command Address)	(Command Data)	AK4545
1	1	1	Read/Write(Normal Operation)
1	0	1	Ignore
1	1	0	Read: Normal Operation
			Write: Ignore
1	0	0	Ignore

AK4545 Addressing: Slot0 Tag Bits

b)Slot1:Command Address Port

Slot1 gives the address of the command data, which is given in the slot 2. The AK4545 has 26 valid registers of 16bit data. See Page20.




Control Register Index (see "Mixer Registers for the detail)

Bit 18:12 Control Register In Reserved ("0")

Bit 18 of this slot1 is equivalent to the most significant bit of the index register address.

The AK4545 ignores from bit11 to bit0. These bits will be reserved for future enhancement and must be staffed with 0's by the AC'97 controller.



If bit19 in slot1 is "0", the AC'97 controller must output Command Data Port data in slot 2 of the same frame. If the bit19 in slot1 is "1", the AK4545 will ignore any Command Data Port data in slot2.

Bit19 of this slot2 is equivalent to D15 bit of mixer register value.

d)Slot3 PCM Playback Left Channel (18bits)

The AK4545 uses the playback(DAC) data format in slot3 for left channel.

Playback data format is MSB first. Data format is 18bits 2's complement. AC'97 controller should stuff bit1-0 with "0". If valid bit (slot3) in the slot 0 is invalid ("0"), the AK4545 interprets the data as all "0".

Bit19:2 Playback data

Bit 1:0 "0"

If Slot3 and 4 of SDATA_OUT are selected for S/PDIF output data, this 18bits data is output through channel1 of S/PDIF out besides DAC.

e)Slot4 PCM Playback Right Channel (18bits)

The AK4545 uses the playback(DAC) data format in the slot4 for right channel. Playback data format is MSB first. Data format is 18bits 2's complement. AC'97 controller should stuff bit1-0 with "0". If valid bit (slot 4) in the slot 0 is invalid ("0"), the AK4545 interprets the data as all "0".

Bit19:2 Playback data

Bit 1:0 "0"

If Slot3 and 4 of SDATA_OUT are selected for S/PDIF output data, this 18bits data is output through channel2 of S/PDIF out besides DAC.

f)Slot5,6 Not implemented in the AK4545

The AK4545 ignores these data slots.

MS0058-E-00 - 13 -

g)Slot7 S/PDIF output data channel1 (16bits)

In case of selecting slot7 and 8 of SDATA_OUT for S/PDIF output data, the AK4545 uses data format in the slot7 for channel1 of S/PDIF output data. This data format is MSB first. Data format is 16bits 2's complement. AC'97 controller should stuff bit3-0 with "0". If valid bit (slot7) in the slot 0 is invalid ("0"), the AK4545 interprets the data as all "0".

Bit19:4 Output data

Bit 3:0 "0"

h)Slot8 S/PDIF output data channel2(16bits)

In case of selecting slot7 and 8 of SDATA_OUT for S/PDIF output data, the AK4545 uses data format in the slot8 for channel2 of S/PDIF output data. This data format is MSB first. Data format is 16bits 2's complement. AC'97 controller should stuff bit3-0 with "0". If valid bit (slot8) in the slot 0 is invalid ("0"), the AK4545 interprets the data as all "0".

Bit19:4 Output data

Bit 3:0 "0"

i) Slot
9-12 Not implemented in the $\mathrm{AK}4545$

The AK4545 ignores these data slots.

MS0058-E-00 - 14 - 2000/11

AC-link Input Frame(SDATA IN)

Each AC-link frame consists of one 16bit tag phase and twelve 20bit slots used for data and control.

a)Slot0

Slot0 is a special time frame, and consists of 16bit s. Slot0 is also named the Tag phase. The AK4545 supports Bits 15-11. Each bit indicates "1"=valid(normal operation) or ready, "0"=invalid(abnormal operation) or not ready. If the first bit in the slot 0 (Bit15) is valid, the AK4545 is ready for normal operation. ³If the "Codec Ready" bit is invalid, the following bits and remaining slots are all "0". AC'97 controller should ignore the following bits in the slot 0 and all other slots. When the ADC sampling rate is set for less than 48kHz, then Bits 12and 11 in slot 0 (corresponds to slot3 and slot4 respectively) will be 1's when valid data is transferred in SDATA_IN, and will be 0's when no data is transmitted. (On-demand) base data transaction)

The next is the extracted description from AC'97 Rev.2.1;

"For variable sample rate input, the tag bit for each input slot indicates whether valid data is present or not. Thus, even in variable sample rate mode, the Codec is always the master: for SDATA_IN (Codec to Controller), the Codec sets the TAG bit; for SDATA_OUT (Controller to Codec), the Codec sets the SLOTREQ bit and then checks for the TAG bit in the next frame." AK4545 expects Controller will reply TAG bit in the next frame correctly.

Bit 14 means that Slot 1(Status Address) output is valid or invalid. And Bit 13 means that Slot 2(Status Data) is valid or invalid.

The following table shows the relationship between Bit 14,13 and each Status of the AK4545.


Bit 15	Bit 14	Bit 13	Status
(Codec Ready)	(Status Address)	(Status Data)	
1	1	1	There is a Read Command in the previous frame.
			Then both Slot 1 and Slot 2 output normal data.
			If the access to non-implemented register or odd register is requested, the
			AK4545 returns "valid" 7-bit register address in slot 1 and returns "valid" 0000h
			data in slot 2 on the next AC-link frame.
1	1	0	Prohibited or non-existing
1	0	0	There is no Read Command in the previous frame.
			Bits 19-12 and Bits 9-0 in Slot 1 are set to "0". And Slot 2 outputs All"0".
1	0	1	Prohibited or non-existing

Note 1). The above Read sequence is done as response for previous frames read command. That is, if the previous frame is the Write Command, AK4545 outputs bit14 ="0", bit13 ="0" and slot 1&2 = All"0", if there is no SLOTREQ.

2). The Bits 14 and 13 in Slot 0 is independent of the SLOTREQ Bits 11 and 10 in Slot 1 which the AK4545 supports.

Bit12 means the output of Slot 3(PCM(ADC) Left) is valid or invalid. And Bit 11 means the output of Slot 4(PCM(ADC)Right) is valid or invalid. Bits10-0 are occupied with "0".


A new audio input frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On the immediately following falling edge of BIT_CLK, the AK4545 samples the assertion of SYNC. This falling edge marks the time when both sides of AC-link are aware of the start of a new audio frame. On the next rising of BIT_CLK, the AK4545 transitions SDATA_IN into the first bit position of slot 0 ("Codec Ready" bit). Each new bit position is presented to AC-link on a rising edge of BIT_CLK, and subsequently sampled by the AC '97 controller on the following falling edge of BIT_CLK. This sequence ensures that data transitions, and subsequent sample points for both incoming and outgoing data streams are time aligned.



_

MS0058-E-00 - 15 -

³ When the AC' 97 is not ready for normal operation, output bits are not specified and should be ignored.



This address shows register index for which data is being returned in the slot2.

This address port is the copy of slot1 of the output frame, and index address input to SDATA_OUT is loop ed back to the AC'97 controller through SDATA_IN even for non-supported register.

For "On Demand" base data transaction, when the DAC sampling rate is set less than 48kHz, then AK4545 will request new audio data as required by setting the SLOTREQ bits 11 and 10 in Slot1 to 0 's. When no data is required to support the selected sampling rate, these bits will be 1 's. When SLOTREQ bits are asserted as "send data request" during the current frame on SDATA_IN, AC '97 digital controller should send data onto the corresponding slot in the next frame on SDATA_OUT.

If VRA is set "0", SLOTREQ bits show always "0" and sample rate is forced to 48ksps.

OI OMDERO DI	B
SLOTREQ Bit	Description
19	Reserved (Set to "0")
18 - 12	Control Register Index (Set to "0"s if tagged invalid)
11	Slot 3 Request : PCM Left channel
	"0": send data request, "1": do not send
10	Slot 4 Request : PCM Right channel
	"0": send data request, "1": do not send
9	Reserved (Set to "0")
8	Slot 6 Request : AK4545 doesn't use slot6. (Set to "0")
7	Slot 7 Request : Slot 7 can't be used at except 48KHz.
	Set to "0".
6	Slot 8 Request : Slot 8 can't be used at except 48KHz.
	Set to "0".
5	Slot 9 Request : AK4545 doesn't use slot9. (Set to "0")
4 - 0	Reserved (Set to "0")

c)Slot2: Status Data Port

Status data addressed by command address port of Output Stream is output through SDATA_IN pin.

Bit19:4 Control Register Read Data (the contents of indexed address in the slot 1)

Bit3:0 "0"

Note that the address of Status Data Port data are consistent with Status Address Port data of the slot 1 *in the same frame*. If the read operation is issued in the frame N by AC'97 controller, Status Data Port data is output through SDATA_IN in the frame N+1. Note that data is output in only this frame, only one time and that the following frames are invalid if the next read operation is not issued.

d)Slot3 PCM Record Left Channel

Record(ADC) data format is MSB first. Data format is 2's complement. As the resolution of the AK4545 is 18bit, lower 2 bits are ignored. If ADC block is powered down, slot-3 valid bit in the slot 0 is invalid ("0"), and data is output as all "0".

Bit19:2 Audio ADC left channel output

Bit1:0 "0'

MS0058-E-00 - 16 - 2000/11

e)Slot4 PCM Record Right Channel

Record(ADC) data format is MSB first. Data format is 2's complement. As the resolution of the AK4545 is 18bit, lower 2 bits are ignored. If ADC block is powered down, slot-4 valid bit in the slot 0 is invalid ("0"), and data is output as all "0".

Bit19:2 Audio ADC right channel output

Bit1:0 "0'

f)Slot5 Modem Line Codec

As the AK4545 does not incorporate modem codec, all bits are stuffed with "0".

Bit19:0 "0'

g)Slot6 Microphone Record Data

As the AK4545 does not incorporate 3rd ADC codec, all bits are stuffed with "0".

Bit19:0 "0

h)Slots7-12 Reserved for future enhancement

Bits19:0 "0"

MS0058-E-00 - 17 - 2000/11


■S/PDIF output

a) Electrical Characteristics

Same as other digital output pins (CMOS level).

S/PDIFout pin is supposed to be connected to optical component only.

- (1) The channel status of the AK4545 supports consumer mode only. The AK4545 has three-16 bit registers which keep Copyrights-bit, Category-code bits, Generation-bit, etc. These bits can be changed through AClink I/F.
- (2) SDATA_IN data or SDATA_OUT data is encoded to appropriate bi-phase signal by internal digital audio transmitter (DIT) circuit, and is output through S/PDIFout pin. One of the following audio data streams can be selected as the input signal to DIT circuit by the setting of internal register.
 - (a) D/A data from SDATA OUT (slot3/4)
 - (b) A/D data to SDATA_IN (slot 3/4)
 - (c) Slot 7/8 data from SDATA_OUT (In this case, we assume that slot7/8 is original AC-3 encoded data, and that slot 3/4 is down-mixed AC-3 audio data Therefore, the device supposes data rate of slot 7/8 and slot 3/4 to be same and to be 48kHz.)
- (3) Even if A/D and D/A sampling frequency (fs) are different, S/PDIFout circuit works correctly.



I/O	ASLT	Data Select
0	0	SDATA_OUT: slot 3, 4
0	1	SDATA_OUT: slot 7, 8 Note
1	X	SDATA_IN: slot 3, 4

Note) DAC rate and S/PDIF rate should be same (48kHz).

MS0058-E-00

2000/11


c) The Detail of S/PDIF specification

The AK4545 uses two times of bit rate clock, and use bi-phase method except of preamble.

[Architecture of S/PDIF]

Frame formant of S/PDIF is the follwoing.

- One frame consists of two sub-frames.
- One block consists of 192 frames.
- Preamble(B, M, W) for synchronization is added. (see the following figure.)



		Channel Coding														
Preamble	Pre	Preceding symbol: "0"						Preceding symbol: "1"								
В	1	1	1	0	1	0	0	0	0	0	0	1	0	1	1	1
M	1	1	1	0	0	0	1	0	0	0	0	1	1	1	0	1
W	1	1	1	0	0	1	0	0	0	0	0	1	1	0	1	1

Definition of sub-frame (note that audio data format is LSB first)

bit	0	3		7		7	8	27	28	29	30	31
•							L	M	·			
Contents	Preamble		0	0	0	0	S	\mathbf{S}	V	U	C	P
							В	В				

V: Valid bit: outputs D15 bit of 70h register

U: User bit : always outputs "0"

C: Channel Status bit (refer to 72h, 74h registers. The AK4545 outputs the contents of 72h and 74h registers one bit per frame. The AK4545 outputs "0" from 33 frame to 191 frame.)

P: Parity bit

note that VUC bits of channel 2 are the same as the ones of Channel 1

Channel Status bits

items	Bits		
PRO/consumer	0	fixed	"0" (consumer mode only)
AUDIO#	1	Register	72h D1
Copy/Copyright	2	Register	72h D2
Pre-emphasis	3	Register	72h D3
	4-5	fixed	00
Mode	6-7	fixed	00
Category CODE	8-14	Register	72h D8-D14
L:Generation Status	15	Register	72h D15
Source Num.	16-19	fixed	0000
Channel Num	20-23	fixed	0000
Sample Frequency	24-27	Register	74h D8-D11
Clock Accuracy	28-29	fixed	00
Reserved	30-191	fixed	All 0

Validity Bit: can be set by D15 bit in 70h register

User Data: all 0

■Mixer Registers

Each Register is 16 bit wide.

Note: The AK4545 outputs "valid" 0000h if the controller reads an unused or invalid register address.

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	Reset	0	"0"	"1"	"0"	"1"	"1"	"0"	"1"	"0"	"1"	"0"	"1"	"0"	"0"	"0"	"0"	2D50h
02h	Master Volume	Mute	X	ML5	ML4	ML3	ML2	ML1	ML 0	X	X	MR5	MR4	MR3	MR2	MR1	MR0	8000h
04	LNLVL Volume	Mute	X	ML5	ML4	ML3	ML2	ML1	ML 0	X	X	MR5	MR4	MR3	MR2	MR1	MR0	8000h
06h	Master Volume Mono	Mute	X	X	X	X	X	X	X	X	X	MR5	MR4	MR3	MR2	MR1	MR0	8000h
0Ah	PC BEEP Volume	Mute	X	X	X	X	X	X	X	X	X	X	PV3	PV2	PV1	PV0	X	0000h
0Ch	Phone Volume	Mute	X	X	X	X	X	X	X	X	X	X	GN4	GN3	GN2	GN1	GN0	8008h
0Eh	Mic Volume	Mute	X	X	X	X	X	X	X	X	20dB	X	GN4	GN3	GN2	GN1	GN0	8008h
10h	Line In Volume	Mute	X	X	GL4	GL3	GL2	GL1	GL0	X	X	X	GR4	GR3	GR2	GR1	GR0	8808h
12h	CD Volume	Mute	X	X	GL4	GL3	GL2	GL1	GL0	X	X	X	GR4	GR3	GR2	GR1	GR0	8808h
14h	Video Volume	Mute	X	X	GL4	GL3	GL2	GL1	GL0	X	X	X	GR4	GR3	GR2	GR1	GR0	8808h
16h	Aux Volume	Mute	X	X	GL4	GL3	GL2	GL1	GL0	X	X	X	GR4	GR3	GR2	GR1	GR0	8808h
18h	PCM Out Volume	Mute	X	X	GL4	GL3	GL2	GL1	GL0	X	X	X	GR4	GR3	GR2	GR1	GR0	8808h
1Ah	Record Select	X	X	X	X	X	SL2	SL1	SL0	X	X	X	X	X	SR2	SR1	SR0	0000h
1Ch	Record Gain	Mute	X	X	X	GL3	GL2	GL1	GL0	X	X	X	X	GR3	GR2	GR1	GR0	8000h
20h	General Purpose	POP	DFC	3D	X	X	X	MIX	MS	LPBK	X	X	X	X	X	X	X	0000h
22h	3D Control	X	X	X	X	X	X	X	X	X	X	X	X	DP3	DP2	DP1	DP0	0000h
26h	Powerdown Ctrl/Stat	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0	X	X	X	X	REF	ANL	DAC	ADC	Na
28h	Extended Audio ID	0	0	X	X	X	X	AMAP	X	X	X	X	X	X	X	X	VRA	0201h
2Ah	Ext'd audio Stat/Ctrl	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	VRA	0000h
2Ch	PCM Front DAC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	BB80h
32h	PCM LR ADC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	BB80h
70h	SPDIF Control	Valid	ASLT	X	X	X	X	X	X	X	X	X	X	X	X	SPEN	IO	0000h
72h	SPDIF Channel Status 1	L	CC14	CC13	CC12	CC11	CC10	CC9	CC8	"0"	"0"	"0"	"0"	Pre	Copy	Audio	"0"	9200h
74h	SPDIF Channel Status 2	"0"	"0"	"0"	"0"	SF3	SF2	SF1	SF0	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"0"	0000h
7Ch	Vendor ID1	"0"	"1"	"0"	"0"	"0"	"0"	"0"	"1"	"0"	"1"	"0"	"0"	"1"	"0"	"1"	"1"	414Bh
7Eh	Vendor ID2(AK4545)	"0"	"1"	"0"	"0"	"1"	"1"	"0"	"1"	"0"	"0"	"0"	"0"	"0"	"1"	"1"	"1"	4D07h

^{*)} Vender ID of AKM is "AKM" :This ID has been approved by Intel.

*) ANL, DAC, ADC Bit in register 26h are all "0" following cold reset. When each section is ready for normal operation, the coresponding bit becomes "1". The Powerdown register(26h) is not affected by a write to Reset register(0h). See "Mixer Registers" in AC'97 specification for details. Vref is controlled only by PR3.

■Reset Register (Index 00h)

<Write>

When any value is written to the AK4545, all registers including 2Ah, 2Ch, and 32h in the AK4545 except for 26h Powerdown/Control Register are reset to default values. The value of this register is not altered.

<Read>

Reading this register returns "2D50h" composed of the ID code of the part, a code for the type of 3D enhancement, 18 bit ADC/DAC resolution, and a code for True Line Level Out.

- *Setting D14 D10 "01011" means $\,$ AKM 3D enhancement which is registered in Audio Codec '97 Component Specification Rev 1.03 and 2.1 .
- *Setting D8 "1" means 18bit ADC resolution and D6"1" means 18bit DAC resolution.
- *Setting D4 "1" means True Line Level Out is supported with Volume Control(Index 04h).

MS0058-E-00 - 20 - 2000/11

^{*)} The AK4545 outputs "X" bits as "0".

^{*)} A write on "Invalid" registers will not affect operation of the AK4545.

■ Play Master Volume Registers (Index 02h,06h) and LINVL(True Line Level Out) Volume Register(Index 04h)

The following table shows the relationship between bits and the attenuation value with step size of 1.5dB. The AK4545 has a range of 0dB to -46.5dB. The AK4545 does not support the optional MX5 bit.

The AK4545 detects when MX5 is set and set all 5 LSBs to 1s. Example: When the driver writes a "01xxxxx" the AK4545 interpret that as "0011111". When this register is read, the return value is "0011111".

Mute	MX5	MX4	MX3	MX2	MX1	MX0	Att.
0	0	0	0	0	0	0	0dB
0	0	0	0	0	0	1	-1.5dB
0	0	0	0	0	1	0	-3.0 dB
0	0	0	0	0	1	1	-4.5 dB
0	0	1	1	1	1	0	$-45.0 \mathrm{dB}$
0	0	1	1	1	1	1	$-46.5 \mathrm{dB}$
0	1	X	X	X	X	X	$-46.5 \mathrm{dB}$
1	X	X	X	X	X	X	Mute

■ PC Beep Register (Index 0Ah)

The following table shows the relationship between bits and the attenuation value. The attenuation step is 3dB with a range of 0 to -45dB. PC_BEEP of the AK4545 is 0dB at default state.

The PC Beep is routed to L & R Line outputs directly when AK4545 is in a RESET State(Reset# is "L") or when the mixer is powerdown with Vref on(PR2="1" and PR3="0"). The PC BEEP isn't routed to True Line Level Out under these states. This is so that Power on Self Test(POST) codes can be heard by the user in case of a hardware problem with the PC. After Reset# goes "H", direct PC beep pass through becomes OFF.

Mute	PV3	PV2	PV1	PV0	Att.
0	0	0	0	0	0dB
0	0	0	0	1	-3.0 dB
0	0	0	1	0	$-6.0 \mathrm{dB}$
0	1	1	1	1	$-45.0 \mathrm{dB}$
1	X	X	X	X	Mute

■ Analog Mixer Input Gain Registers (Index 0Ch-18h)

The following table shows the relationship between bits and the gain/attenuation value. Attenuation step is 1.5 dB with a range of +12 dB to -34.5 dB.

Mute	Gx4	Gx3	Gx2	Gx1	Gx0	Att.
0	0	0	0	0	0	+12dB
0	0	0	0	0	1	+10.5 dB
0	0	1	0	0	0	0dB
0	0	1	0	0	1	$-1.5 \mathrm{dB}$
0	1	1	1	1	0	$-33.0 \mathrm{dB}$
0	1	1	1	1	1	$-34.5 \mathrm{dB}$
1	X	X	X	X	X	Mute

■ Record Select Control Register (Index 1Ah)

SR2	SR1	SR0	Att.
0	0	0	Mic
0	0	1	CD In (R)
0	1	0	Video In (R)
0	1	1	Aux In (R)
1	0	0	Line In (R)
1	0	1	Stereo Mix (R)
1	1	0	Mono Mix
1	1	1	Phone

■ Record Gain Register (Index 1Ch)


Mute	Gx3	Gx2	Gx1	Gx0	Gain
0	0	0	0	0	0dB
0	0	0	0	1	1.5 dB
0	0	0	1	0	3.0 dB
0	1	1	1	1	22.5 dB
1	X	X	X	X	Mute

■ General Purpose Register (Index 20h)

The following table shows the relationship between the bit and control for several miscellaneous functions of the AK4545.

	Bit	Function	Comment
POP	D15	PCM(DAC) Bypass 3D 0= Via 3D Path, 1= 3D Bypass	Controls whether DAC output is mixed with analog inputs before the 3D circuit (POP=0) or after the 3D circuit (POP=1)
DFC	D14	DAC Feed Back Control 0=Mix, 1=DAC only	Controls whether Mix (DFC=0) or DAC only (DFC=1) is sent to the output
3D	D13	3D Stereo Enhancement 0=Off, 1=On	Controls whether the 3D circuit is bypassed (3D=0) or used (3D=1)
MIX	D9	Mono Output Select 0=Mix, 1=Mic	Controls whether Full Mix (Mix=0) or Mic inputs (Mix=1) is send to MONO_OUT
MS	D8	Mic Select 0=Mic1, 1 =Mic2	Selects Mic1 input (MS=0) or Mic2 (MS=1)
LPBK	D7	ADC/DAC Loopback Mode 1= Loopback	Selects normal operation (LPBK=0) or loops ADC data directly to DACs (LPBK=1)

Relations of control bits D15,14,13



D13(3D) will activate the AKM's 3D enhancement.

LPBK(ADC/DAC Loopback Mode) bit enables to output ADC data to DAC While this function is used, the sample rates of ADC and DAC must be set to 48KHz.

MS0058-E-00

2000/11

■ 3D Control Register (Index 22h)

The following table shows the relationship between the bit and 3D Depth.

DP3	DP2	DP1	DP0	Depth	Recommended Application
0	0	0	0	0%	Off
0	0	0	1	50%	Audio
0	0	1	0	50%	Audio
0	0	1	1	50%	Audio
0	1	0	0	50%	Audio
0	1	0	1	50%	Audio
0	1	1	0	50%	Audio
0	1	1	1	50%	Audio
1	0	0	0	70%	Audio
1	0	0	1	70%	Audio
1	0	1	0	70%	Audio
1	0	1	1	70%	Audio
1	1	0	0	70%	Audio
1	1	0	1	70%	Audio
1	1	1	0	70%	Audio
1	1	1	1	100%	Game

■ Powerdown Control/Status Register (Index 26h)

BitsD0 to D3 are read only. Any write to these bits will not affect the AK4545. These bits are used as status bits to subsections of the AC'97 codec. A 1 indicates the subsection is "ready" or that is capable of performing in a nominal manner.

	Bit	Function
REF	D3	Vref up to nominal state
		0=NOT ready, 1=ready,
ANL	D2	Analog mixers, etc ready
		0=NOT ready, 1=ready
DAC	D1	DAC section ready to accept data
		0=NOT ready, 1=ready
ADC	D0	ADC section ready to transmit data
		0=NOT ready, 1=ready

The power down modes are as follows.

	Bit	Function
PR0	D8	PCM in ADC's & Input Mux Powerdown
PR1	D9	PCM out DACs Powerdown
PR2	D10	Analog Mixer Powerdown (Vref still on)
PR3	D11	Analog Mixer Powerdown (Vref off)
PR4	D12	Digital Interface (AC-link) Powerdown
PR5	D13	Internal Clk disable
PR6	D14	True Line Level Out Powerdown
PR7	D15	EAPD(External Amplifier Powerdown)

When PR3 is set to "1", ADC, DAC, Mixer, True Line Lever Out, and VREF are powered down even if any PRx bit are "0". When PR3 bit is reset to "0", the AK4545 resumes the previous state by referencing previous PRx bit. In this case, the AK4545 outputs corresponding slot-x valid bits in the slot 0 as "0" until the AK4545 is power-up.

EAPD(External Amplifier Power Down) bit controls an external audio amplifier. EAPD="0" places a "0"(L) on the output pin, enabling an external audio amplifier, EAPD="1"(H) shuts it down. Power-up default is EAPD="0"(external audio amplifier enabled).

MS0058-E-00 - 23 -

■ Extended Audio ID(Index 28h)

The Extended Audio ID(28h) is a read only register. 2bits D15&D14 can be read for codec identification. As AK4545 operates as only primary CODEC, D15,14 are automatically set to "0".

The AMAP bit D9 of this read only register for the AK4545 will always be set to "1" indicating that the codec slot DAC mapping conform to AC'97 Rev 2.1.

Since AK4545 supports variable sample rates, field of D0: VRA is set to 1, indicates Variable Rate PCM Audio is supported.

■ Extended Audio Status and Control Register (Index 2Ah)

Bits D0 to D3, and D11 to D14 are read/write controls, while D6 to D9 are read only data to controller.

Bit	Function
VRA=1	Enables Variable Rate Audio mode in conjunction with Audio Sample Rate
(D0)	Control Registers and tag-bit/SLOTREQ signaling

Because CDAC, LDAC, SDAC, and MICADC are not supported, default value at cold register reset for D11-D14 is set

Internal SRC related circuits are controlled by this VRA bit(2Ah), not by VRA in Extended Audio ID register(28h).

■ Audio Sample Rate control Registers (Index 2Ch, 32h)

Sample Rate controls for DACs, and ADC. 16bit data in D15(MSB) to D0 show unsigned value between 0 to 65535, representing the exact sampling frequency in Hz. These Sample Rate setting is done at VRA=1 of Extended Audio Status and Control Register(2Ah).

Sample Rate (kHz)	Data in D15 – D0
8.0	1F40 hex
11.025	2B11 hex
16.0	3E80 hex
22.05	5622 hex
32.0	7D00 hex
44.1	AC44 hex
48.0	BB80 hex

The AK4545 supports these discrete frequencies. When any other codes is written in this register, the AK4545 works at the sampling rate rounded to the closest one above by decoding of only D15-D12 bits.

D15 – D12	Sample Rate (kHz)
0,1	8.0
2	11.025
3	16.0
4,5	22.05
6,7,8	32.0
9,Ah	44.1
Bh-Fh	48.0

At VRA=0, 2Ch and 32h are "BB80h" and can't be written. When VRA is set to 0, 2Ch and 32h register are set to "BB80h" automatically.

And the sample rate changing will be executed on the fly(immediately). It is recommended to set the zero data(no input/no ouput) at the fs changing in order to prevent some noise.

MS0058-E-00 2000/11

■ S/PDIF Control Register (Index 70h)

The following table shows the relationship between the bit and control for S/PDIF out of the AK4545.

	Bit	Function	Comment				
valid	D15	Validity Bit	This bit is output to the valid bit in subframe of S/PDIF.				
		0 : valid, 1:invalid					
ASLT	D14	Alternate Data Slot	In the case of IO="0", the dates of alternated slot of SDATA_OUT				
		0: slot 3/4 of SDATA_OUT	are assigned in S/PDIF.				
		1: slot7/8 of SDATA_OUT	See below table.				
SPEN	D1	S/PDIF powerdown	S/PDIF will go into powerdown mode under the following conditions				
		0: powerdown 1:operation	even if SPEN is set to "1".				
			1) PR3="1" or PR4="1" or PR5="1"				
			2) IO="0" and PR1 = "1"				
			3) IO="1" and PR0 = "1"				
			It is recommended that S/PDIF is powered up from these mode after				
			SPEN is set to "0".				
IO	D0	Select signal of S/PDIFout data	Selected dates are output trough S/PDIF out.				
		0: D/A data	See below table.				
		1: A/D data					

S/PDIF Out data are selected by IO and ASLT bits as the following table.

IO	ASLT	ASLT S/PDIF Out data S/PDIF out128fs Clock			
1	X	AD data	AD Clock		
0	0	SDATA_OUT Slot3,4	DA Clock		
0	1	SDATA OUT Slot7,8	DA Clock		

Note

- 1. Sample rate should be changed while S/PDIF is powered down.
- 2. IO and ASLT bits should be changed while S/PDIF is powered down.

■ S/PDIF Channel Status1 Register (Index 72h)

The following table shows the relationship between the bit and the channel status bits for S/PDIF out of the AK4545.

	Bit	Function			
Audio	D1	Bit 1 in the channel status data of consumer mode			
		0: 2ch Audio Data			
		1: Digital Data			
Copy	D2	Bit 2 in the channel status data of consumer mode			
		0: Copyright: yes			
		1: Copyright : no			
Pre	D3	Bit 3 in the channel status data of consumer mode			
		0: Pre emphasis OFF			
		1: Pre emphasis ON			
CC14-CC8	D14-D8	Category code:bit8-14 in the channel status data of consumer mode.			
		Default: 0010010 (Digital mixer, original)			
L	D15	L:Generation Status: Bit 15 in the channel status data of consumer mode			

■ S/PDIF Channel Status2 Register (Index 74h)

The following table shows the relationship between the bit and the channel status bits for S/PDIF out of the AK4545.


	Bit	Function					
SF3-SF0	D11-D8	Sample Rate (Bit24-27 in the channel status data of consumer mode)					
	SF3 SF2 SF1 SF0						
		48KHz : 0 0 1 0					
		44.1KHz: 0 0 0 0					
		32KHz : 0 0 1 1					

■ Vendor ID Registers (Index 7Ch, 7Eh)

This register is a read only register that is used to determine the specific vendor identification. The ID method is Microsoft Plug and Play Vendor ID code with upper byte of 7Ch register, the first character of that id, lower byte of 7Ch register, the second character and upper byte of 7Eh register the third character. These three characters are ASCII encoded. Lower byte of 7E register is for the Vendor Revision number.

AKM's vender ID is "AKM", and revision number is 07 for AK4545. As ASCII code "A" is 41h, "K" is 4Bh, and "M" is 4Dh, Vendor ID registers are 414Bh and 4D07h respectively for AK4545.

MS0058-E-00 - 25 -



MS0058-E-00 - 26 - 2000/11

■Power Management/Low Power Modes

The AK4545 is capable of operating at multiple reduced power modes for when no activity is required. The state of power down is controlled by the Powerdown Register (26h). There are 8 separate commands for power down. See the table below for the different modes. As the AK4545 operates at static mode, the registers will not lose their values even if the master clock is stopped only upon power.


Powerdown Mode Truth Table

	ADC	DAC	Mixer	VREF	ACLINK	Internal CLK	LNLVL_OUT	EAPD
PR0="1"	PD	don't care	don't care	don't care	don't care	don't care	don't care	don't care
PR1="1"	don't care	PD	don't care	don't care	don't care	don't care	don't care	don't care
PR2="1"	don't care	don't care	PD	don't care	don't care	don't care	PD	don't care
		(No DAC out)						
PR3="1"	PD	PD	PD	PD	don't care	don't care	PD	don't care
PR4="1"	PD	PD	don't care	don't care	PD	don't care	don't care	don't care
PR5="1"	PD	PD	don't care	don't care	PD	PD	don't care	don't care
PR6="1"	don't care	don't care	don't care	don't care	don't care	don't care	PD	don't care
PR7="1"	don't care	don't care	don't care	don't care	don't care	don't care	don't care	PD

^{*:} PD means Powerdown .

From normal operation sequential writes to the Powerdown Register are performed to power down subsections of the AK4545 one at a time. After everything has been shut off, a final write (of PR4) can be executed to shut down the AC '97 digital interface (AC-link). The part will remain in sleep mode with all its registers holding their static values. To wake up, the AC '97 controller will send a pulse on the sync line issuing a warm reset. This will restart the AK4545 digital (resetting PR4 to zero). The AK4545 can also be woken up with a cold reset. A cold reset will cause a loss of values of the registers as a cold reset will set them to their default states. When a subsection is powered back on the Powerdown Control/Status register (index 26h) should be read to verify that the section is ready (i.e. stable) before attempting any operation that requires its normal operation.

And the below figure illustrates one example of procedure to do a complete powerdown/power up of AK4545.



One example of AK4545 Powerdown/Powerup flow

When PR3 bit is set to "1", ADC, DAC, Mixer, True Line Level Out, and VREF will be powered down even if any PRx bit are "0". When PR3 bit is reset to "0", the AK4545 resumes with the previous state by referencing PRx bit. In this case, the AK4545 outputs "0" (invalid) for corresponding slot-x valid bits in the slot 0 until the corresponding block of the AK4545 is power-up.


Setting PR4 bit cause the Powerdown mode of AK4545 and AC-Link of AK4545 shut down. In this case, when Warm Reset is executed. PR4 bit is cleared and the AC-Link is reactivated. Meanwhile Cold reset is selected. AK4545 is restored to operation with default register settings.

In addition, setting PR5 bit causes the Powerdown mode of AK4545 and the internal clock of AK4545 to be stopped. When a warm reset is done in this case, PR5 bit is cleared to 0 and internal clock and AC-Link are reactivated. When Cold reset is executed, AK4545 is set up to the operation with default register setting, no powerdown modes active.

The next figure illustrates a state when all the mixers should work with the static volume settings that are contained in their associated registers. This is used when the user is playing a CD (or external LINE_IN source) through the AC '97 codec to the speakers but has most of the system in a low power mode. The procedure for this follows the previous except that the analog mixer is never shut down.

MS0058-E-00 2000/11

^{*:} No DAC out means that there is no PCM out because mixer is disabled.



AK4545 Powerdown/Powerup flow with analog still alive

■Testability

Activating the Test Modes

AC '97 has two test modes. One is for ATE in circuit test and the other is for vendor specific tests. AC '97 enters the ATE in circuit test mode regardless of SYNC signal (high or low) if SDATA_OUT is sampled high at the trailing edge of RESET#. AC '97 enters AKM test mode in the case of condition below. These cases will never occur during standard operating conditions. Regardless of the test mode, the AC '97 controller must issue a "Cold" reset to resume normal operation of the AC '97 Codec.

Test Mode Functions

ATE in circuit test mode


When AC '97 is placed in the ATE test mode, its digital AC-link outputs (i.e. BIT_CLK and SDATA_IN) are driven to a high impedance state. This allows ATE in circuit testing of the AC '97 controller.

MS0058-E-00 - 28 -

System Design

The following figure shows the system connection diagram.

AVDD: 5V DVDD: 3.3V



MS0058-E-00 - 29 - 2000/11

1. Grounding and Power Supply Decoupling

AVdd1 and AVdd2 should be connected and derived from same AVdd. And DVdd1 and DVdd2 also should be connected and derived from same DVdd. Analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK4545 as possible, with the small value ceramic capacitor being the nearest. No specific power supply sequencing is required on the AK4545.

2. On-chip Voltage Reference

The on-chip voltage reference are output on the VRAD , VRDA and Vref pins for decoupling. A electrolytic capacitor less than $10\mathrm{uF}$ in parallel with a 0.1 uF ceramic capacitor attached to these pins eliminates the effects of high frequency noise. No load current may be drawn from VRAD , VRDA, and Vref pins. All signals, especially clocks, should be kept away from the VRAD , VRDA and Vref pins in order to avoid unwanted coupling into delta-sigma modulators.

3.Analog input


Since many analog levels can be as high as 2Vrms, the circuit shown below can be used to attenuate the analog input 2Vrms to 1Vrms which is the maximum voltage allowed for all the stereo line-level inputs.

4.PC_BEEP

If PC_BEEP isn't used, this input pin should be NC(open) or connected to Analog-Ground through capacitor. In this case, the register for PC-Beep(04h,D15) should be set to mute on "1". (Note that the default of PC_BEEP is mute off.) In addition, when PC_BEEP is connected through capacity to Analog-Ground, PC_BEEP is recommended to be separated from other non-used input pins.

5.Microphone Input design


VrefOut of AK4545 28pin can be used for Bias of Microphone Input.




MS0058-E-00 - 30 - 2000/11

Package

48pin LQFP(Unit:mm)



Marking



- 1) Pin #1 indication
- 2) Date Code: XXXXXXX (7 digits)
- Marketing Code : AK4545VQ Country of Origin 3)
- 5) Asahi Kasei Logo

- 32 -MS0058-E-00

IMPORTANT NOTICE

• These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status.

- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
 - (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or
 - (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.

- 33 -MS0058-E-00 2000/11