UVCJ Series


5x7 mm, 3.3 Volt, LVPECL/LVDS, Clock Oscillators








- Integrated phase jitter of less than 1 ps from 12 kHz to 20 MHz
- Ideal for 10 and 40 Gigabit Ethernet and Optical Carrier applications



SUGGESTED SOLDER PAD LAYOUT



PIN 1 ENABLE

Pad1: Enable/Disable

Pad2: N/C

Pad3: Ground

Pad4: Output Q (LVPECL, LVDS, CML)

Pad5: Output Q (LVPECL, LVDS, CML)

Pad6: Vcc

PIN 2 ENABLE

Pad1: N/C

Pad2: Enable/Disable

Pad3: Ground

Pad4: Output Q (LVPECL, LVDS, CML)

Pad5: Output Q (LVPECL, LVDS, CML)

Pad6: Vcc



Ordering Information							00.0000
	UVCJ	1	8	В	L	N	MHz
Product Series ——							
Temperature Range 1: 0°C to +70°C 6: -20°C to +70°C 8: 0°C to +50°C							
Stability —							
3: ±100 ppm 6: ±25 ppm	• • •						
Enable/Disable B: Enable High (pin 1 S: Enable Low (pin 1) U: No Enable/Disable	M: Enable Low						
Symmetry/Output Log							
L: 45/55% LVDS		_					
H: 40/60% LVDS Package/Lead Configu N: Leadless Ceramic	rations	L					
Frequency (customer	specified)						

M2013Sxxx - Contact factory for datasheet.

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes			
	Frequency Range	F	0.75	1	700	MHz	İ			
	Operating Temperature	TA	(See ordering information)							
	Storage Temperature	Ts	-55	T	+125	°C				
	Frequency Stability	ΔF/F	(See ordering information)				See Note 1			
	Aging									
	1st Year		-3/-5		+3/+5	ppm	<52 MHz/ ≥52 MHz			
	Thereafter (per year)		-1/-2		+1/-2	ppm	<52 MHz/ ≥52 MHz			
	Input Voltage	Vcc	3.135	3.3	3.465	V				
	Input Current	lcc								
	0.75 to 24 MHz				70/30	mA	PECL/LVDS			
	24 to 700 MHz				100/60	mA	PECL/LVDS			
l s	Output Type						PECL/LVDS			
Electrical Specifications	Load		50 Ohms to Vcc - 2 VCD 100 Ohm differential load				See Note 2 PECL Waveform LVDS Waveform			
be	Symmetry (Duty Cycle)		(See ordering information)			@ 50% of waveform				
S	Output Skew				200	ps	PECL			
ica	Differential Voltage	Vod	250	350	450	mV	LVDS			
ç	Logic "1" Level	Voh	Vcc -1.02			٧	LVPECL			
ı	Logic "0" Level	Vol			Vcc -1.63	٧	LVPECL			
	Rise/Fall Time	Tr/Tf		0.35 0.50	0.55 1.0	ns ns	@ 20/80% LVPECL @ 20/80% LVDS			
	Enable Function		80% Vcc min or N/C output active 20% Vcc max: output disables to high-Z PECL low, GND, or N/C – output active PECL high 0 output disables to high-Z				Output Option B			
							Output Option S			
	Start up Time		i i		10	ms				
	Phase Jitter (Typical)	φJ					See Note 3			
	0.75 to 49.00 MHz	l '	l	2.25	ps RMS		Integrated 12 kHz - 20 MHz			
	50.00 to 161.00 MHz	l		0.35		ps RMS	Integrated 12 kHz – 20 MHz			
	162.00 to 239.00 MHz 240.00 to 499.00 MHz	l		2.85 1.95		ps RMS ps RMS	Integrated 12 kHz – 20 MHz Integrated 12 kHz – 20 MHz			
	500.00 to 700.00 MHz			1.30		ps RIVIS ps RMS	Integrated 12 kHz – 20 MHz			
H	_ 30.00 to . 00.00 WII IL					,,,,,,,,,	0.4121412 2011112			
ا ہے ا										
l tr	Mechanical Shock	MIL-STD-202, Method 213, C (100 g's)								
Environmental	Vibration	MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)								
	Thermal Cycle	MIL-STD-883, Method 1010, B (-55°C to +125°C, 15 min dwell, 10 cycles)								
 	Hermeticity	MIL-STD-202, Method 112								
10	Solderability	Per EIAJ-	EIAJ-STD-002							
	Max Soldering Conditions		r profile, Fig							
	 Inclusive of initial tolerance, deviation over temperature, shock, vibration, voltage and aging. 									

- 2. PECL load see Load Circuit Diagram #5. LVDS load see load circuit diagram #9. Consult factory with nonstandard output load requirements
- 3. Consult factory for phase jitter at other specific frequencies.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.





