




### Typical Applications

The HMC841LC4B is ideal for:

- OC-768 and SDH STM-256 Equipment
- RF ATE Applications
- Serial Data Transmission up to 43 Gbps
- Digital Logic Systems up to 43 Gbps
- · Broadband Test & Measurement

### **Functional Diagram**



#### **Features**

Supports Data Rates up to 43 Gbps Low Power Consumption: 630 mW Fast Rise and Fall Times: 12/12 ps Single Ended or Differential Operation

Adjustable Differential Output Voltage Swing: 200 - 850 mVp-p

24 Lead 4x4mm SMT Package: 16mm<sup>2</sup>

### **General Description**

The HMC841LC4B is a D-type Flip Flop designed to support data transmission rates of up to 43 Gbps, and clock frequencies as high as 43 GHz. During normal operation, data is transferred to the outputs on the positive edge of the clock. Reversing the clock inputs allows for negative-edge triggered applications. The HMC841LC4B also features an output level control pin, VAC, which allows for loss compensation or for signal level optimization.

All input signals to the HMC841LC4B are terminated with 50 Ohms to ground on-chip, and maybe either AC or DC coupled. The differential outputs of the HMC841LC4B may be either AC or DC coupled. Outputs can be connected directly to a 50 Ohms-to-ground terminated system, while DC blocking capacitors should be used if the terminating system is 50 Ohms to a non-ground DC voltage. The HMC841LC4B operates from a single -3.3V DC supply and is available in a ceramic RoHS compliant 4x4 mm SMT package.

### Electrical Specifications, $T_A = +25$ °C, Vee = -3.3V

Parameter	Conditions	Min.	Тур.	Max	Units	
Power Supply Voltage	±5 % Tolerance	-3.47	-3.3	-3.13	V	
Power Supply Current	VAC = -0.3V	160	190	220	mA	
Output Amplitude Control Voltage VAC		-1.6	-0.3	-0.1	V	
Maximum Data Rate		43			Gbps	
Maximum Clock Rate		43			GHz	
Input Amplitude (Data)	Single-ended, peak-to-peak	200		500	mVp-p	
	Differential, peak-to-peak	200		1000		
Land Amerikanda (Olanka)	Single-ended, peak-to-peak	400		800		
Input Amplitude (Clock)	Differential, peak-to-peak	250		1000	mVp-p	
Input High Voltage (Data & Clock)		-0.5		0.5	V	
Input Low Voltage (Data & Clock)		-1		0	V	






### Electrical Specifications, (continued)


Parameter	Conditions	Min.	Тур.	Max	Units
Output Amplitude	Differential, peak-to-peak @ 40 Gbps	200		850	mVp-p
Output High Voltage		VAC = -0.3	-50		mV
Output Low Voltage		VAC = -0.3	-550		mV
January Datuma Lana	Data input up to 25 GHz		10		dB
Input Return Loss	Clock input up to 40 GHz		6		dB
Output Return Loss	Data output up to 25 GHz		10		dB
Deterministic Jitter, Jd [1]			2		ps, pp
Additive Random Jitter Jr [2]			0.2		ps rms
Rise Time, tr [1]			12		ps
Fall Time, tf [1]			12		ps
Propagation Delay, td	Clock to output delay		10		ps
Clock Phase Margin	@ 40 Gbps		270		deg

 $<sup>[1] \</sup> Clock \ Input: 40 \ GHz \ clock \ signal, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Gbps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ Input: 40 \ Ghps \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ PRBS \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ 2^{23}-1 \ pattern, 200 \ mVp-p \ single-ended, Data \ 2^{23}-1 \ pattern, 200 \ mVp-p \ sin$ 


### DC Current vs. Supply Voltage [1] [2]




### Differential Output Swing vs. Supply Voltage [1] [2]



### DC Current vs. VAC [2]



### Differential Output Swing vs. VAC [2]




[1] VAC = -0.3V [2] Input data rate: 40 Gbps PRBS  $2^{23}$ -1

<sup>[2]</sup> Random jitter is measured with 40 Gbps 10101... pattern







### Rise Time vs. Supply Voltage [1][2][3]




### Fall Time vs. Supply Voltage [1][2][3]




#### Rise / Fall Time vs. VAC [1][2][3]




### Peak-to-Peak Jitter vs. Supply Voltage [1][2][3][4]



### Input Return Loss vs. Frequency [1][5]



### Output Return Loss vs. Frequency [1][5]




[1] VAC = -0.3V [2] Input data rate: 40 Gbps PRBS 2<sup>23</sup>-1 [3] Data was taken at single ended output [4] Source jitter was not deembeded [5] Device measured on evaluation board with single-ended time domain gating.





### 40 Gbps Differential Output Eye Diagram



Measurements				
	Current	Minimum	Maximum	Total Meas
Eye Amp	774 mV	772 mV	774 mV	42
Rise Time	11.78 ps	10.56 ps	12.00 ps	42
Fall Time	11.78 ps	10.56 ps	12.00 ps	42
p-p jitter	3.333 ps	2.889 ps	3.556 ps	42

Time Scale: 10 ps/div Amplitude Scale: 200 mV/div

Test Conditions:


Vee = -3.3V, VAC = -0.3V

Data Input: Single-ended 150 mVp-p 40 Gbps NRZ PRBS 2<sup>23</sup>-1

pattern

Clock Input: Single-ended 150 mVp-p 40 GHz clock signal

### **Timing Diagram**



### **Truth Table**

Inpu	Outputs	
D	С	Q
L	L -> H	L
Н	L -> H	Н
Notes: D = DP - DN C = CKP - CKN Q = OUTP - OUTN	H - Logic High L - Logic Low	






### **Absolute Maximum Ratings**

Power Supply Voltage (Vee)	-3.7V to +0.5V
Input Voltage	-1.3V to +0.5V
Channel Temperature	125°C
Continuous Pdiss (T = 85°C) (derate 29.04 mW/°C above 85°C)	1.16 W
Thermal Resistance (channel to ground paddle)	34.44 °C/W
Storage Temperature	-65°C to +125°C
Operating Temperature	-40°C to +70°C
Output Amplitude Control Voltage (VAC)	-2.3V to +0.5V



### **Outline Drawing**

### **BOTTOM VIEW**



### Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking [2]
HMC841LC4B	Alumina, White	Gold over Nickel	MSL3 <sup>[1]</sup>	H841 XXXX

<sup>[1]</sup> Max peak reflow temperature of 260  $^{\circ}\text{C}$ 

<sup>[2] 4-</sup>Digit lot number XXXX






### **Pin Descriptions**

Pin Number	Function	Description	Interface Schematic
1	VAC	Output Amplitude Control Voltage.	VAC O Vee
2, 5, 8, 11, 14, 17, 21 Package Base	GND	Signal and supply grounds	○ GND — —
3, 4	OUTP, OUTN	DFF differential (OUTP-OUTN) or single ended (OUTP) outputs	GND O OUTP OUTN
6, 7, 12, 13, 18, 19, 24	N/C	The pins are not connected internally; however, all data shown herein was measured with these pins connected to RF/DC ground externally.	
9, 10	DP, DN	DFF differential (DP-DN) or single ended (DP) data inputs	GND  500  DP, DN  Vee
15, 16	CKN, CKP	DFF differential (CKP-CKN) or single ended (CKP) clock inputs.	GND 500 CKP, CKN Vee
20, 22, 23	Vee	Power Supply (-3.3V)	





### **Evaluation PCB**



Item	Description
J1	OUTP
J2	OUTN
J3	CKP
J4	CKN
J5	DP
J6	DN
J9	VAC
J11	GND
J12	Vee

#### List of Materials for Evaluation PCB 129126 [1]

Item	Description
J1, J2, J5, J6	K Connector
J3, J4	2.4mm Connector
J9, J11, J12	DC Pin
C1, C3 - C5	1000 pF Capacitor, 0402 Pkg.
C2	0.1 μF Capacitor, 0402 Pkg.
C7, C8	4.7 μF Capacitor, Tantalum
U1	HMC841LC4B High Speed Logic, D-Type Flip-Flop
PCB [2]	129821 Evaluation Board

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Arlon 25FR or Rogers 4350

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads should be connected directly to the ground plane similar to that shown. The exposed metal package base must be connected to Vee. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.





### **Application Circuit**

