

PRODUCTION DATASHEET

DESCRIPTION

The LX2260 is a high brightness multichannel LED driver, designed for automotive automatically display illumination. It offers the designer a according to the instantaneous input and high degree of flexibility to accommodate output voltage requirements to operate in a different LED configurations (white or RGB), drive currents, input and output voltages while providing a high degree of control, protection thus and fault management of the system.

The LX2260 is very well suited for applications where high brightness LED a digital 2 wires serial bus interface (I2C backlighting is combined with a wide dimming range and high reliability such as in Automotive Infotainment, Marine or Cockpit indicators as well as information about the applications.

The LX2260 driver supports up to 4 independent LED strings and can be integrated in systems supporting up to 40W. The drive current of each string can be EMI. programmed up to 500mA, with a typical channel-to-channel matching accuracy within ±1.5 percent. The FETs of the boost converter and each LED current sink are external to provide the flexibility and scalability to accommodate a variety of LED configurations as well as to provide optimal thermal management of the system.

Dimming inputs providing either independent control of several white LED strings or color mixing capability for optimal a given LED temperature profile. light temperature control. PWM frequency of up to 25kHz is supported to avoid audible noise.

Rev. 1.0 12/4/2012

The LX2260 has the unique capability to adjust its boost, buck-boost, or buck converter mode (this is not a traditional buck/boost circuit) automatically maintaining optimally chosen LED current regulation.

Fault conditions can be reported through and SMBus compatible) and include LED short, LED open, and IC over temperature LED string voltage.

The IC also provides externally programmable LED current rise and fall time that can be used to optimize system

The LX2260 is designed to provide protection as well as continued operation in case of several fault conditions (StayLITTM). Among the protection features we offer output short circuit protection, over-voltage protection, and over-temperature shutdown. In addition, with the use of an external thermistor to sense the LED temperature, the LED current can be compensated to stay within

KEY FEATURES

- Four LED Channels with **Independent PWM Control**
- Up to 500mA LED Current per Channel with External Power Components for Optimal Design and Thermal Management
- ±3% Current Setting Accuracy
- 1.5% Channel to Channel Current Matching
- Minimum +90% efficiency
- Programmable LED Current Amplitude via SMBus or I2C
- Unique Auto Buck, Boost, and **Buck-Boost Mode Transition**
- Analog Dimming via Light Sensor (Ambient or RGB Light) or Thermistor
- Wide Digital Dimming Range (up to 3000:1)
- SMBus and I2C Compatible Digital Diagnostic Reporting
 - LED Fault Status
 - String Voltage Monitoring
 - LED Over Temperature Warning & Protection
- Multiple Protection including Short Circuit, Over Voltage and Over Temperature Protection
- Programmable LED Current Rise/Fall Time for EMI Control
- Automotive Grade
 - AEC-Q100 Qualification
 - 40V Load Dump Resistance
 - -40°C to +85°C Ambient Temperature Range

APPLICATIONS

- Automobile display illumination (cluster instruments, monitors, rearseat entertainment systems)
- Displays for Consumer electronics
- White or RGB LED Displays

IMPORTANT: For the most current data, consult MICROSEMI's website: http://www.microsemi.com,

	PACKAGE ORDER INFO	THERMAL DATA				
T _A (°C)	Plastic 5 x 7 mm ² QFN 38-pin	θ _{JA} = 19.3 °C/W				
- A (•)	RoHS Compliant / Pb-free	THERMAL RESISTANCE-JUNCTION TO AMBIENT				
-40°C to 85°C	LX2260ILQ	Junction Temperature Calculation: $TJ = TA + (PD \times \theta jA)$. The θJA numbers are guidelines for the thermal performance of the				
Note: Av	ailable in Tape & Reel. Append the letters "TR" to the part number. (i.e. LX2260ILQ-TR)	device/pc-board system. All of the above assume no ambient airflow.				




PRODUCTION DATASHEET

ABSOLUTE MAXIMUM RATINGS

Supply Input Voltage VCC, Sense, PFET, VH, VD1-4, EN, VLED	0.3V to 44V
VH to VCC	6V
VL to GND	0.3V to 6V
SDA, SCLK, PWM1-4, FFLAG	0.3V to 6V
All other pins0.3V	/ to VL+0.3V
Maximum Junction Temperature	150°C
Storage Temperature Range6	5°C to 150°C
Peak Package Solder Reflow Temperature (40 seconds maximum exposure).	

Notes: Exceeding these ratings could cause damage to the device. All voltages are with respect to GND.

Currents are positive into, negative out of specified terminal. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" are not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.




	FUNCTIONAL PIN DESCRIPTION									
Pin Name	Pin #	Description								
GND	1	GND pin: The external NFET for DC-DC converter should return to this GND								
ICOMP	2	Power converters current slope compensation. Connect a resistor from this pin to GND to compensate current slope. See "slope compensation section" for detail.								
COMPT	3	Boost Mode Compensation: Connect a resistor from this pin and the junction of the COMPK resistor and capacitor for auto tri-mode design.								
СОМРК	4	Buck and Buck-Boost mode Compensation. Connect a capacitor in series with a resistor across this pin and GND. If needed, another capacitor connected from this pin to GND for type II compensation								
CSS	5	Feedback Soft-start: Connect a capacitor 4.7µF typical from this pin and GND.								
VL	6	5V power supply output – Power Pin – Provides a regulated 5V typical to the internal and external 5V circuits. Typical 2mA current source for external use.								
EN	7	Enable Input. Pull low to put the system into sleep mode. If not used must tie to VCC.								
OT/ADIM	8	LED Temperature Compensation/Analog Dimming: This input is used for LED temperature compensation. The LED current amplitude will reduce proportional with LED ambient temperature. The start of compensation is programmable with an external resistor and a thermistor. Connect pin to GND to force 100% output current when thermal compensation is not used. By setting 1 on REG08<7>, this pin becomes analog dimming input (ADIM) which has 0V to 2V control range. Connect ADIM to GND to force 100% output current when analog dimming is not used.								
FS	9	Oscillator Frequency Setting pin. Connect a resistor R_{FS} between FS to GND to set the buck/boost frequency using the following formula: Freq [kHz] = $66000/R_{FS}$ where R is in k Ω .								



		FUNCTIONAL PIN DESCRIPTION
Pin Name	Pin #	Description
SLOPE	10	LED current rise/fall time programmable pin. Connect a resistor from this pin to GND to program LED current rise/fall time for EMI purpose. If not used, tie this pin to 5V.
SDA	11	Serial Data In/Output. Read data for fault conditions, LED string status via drain voltage, VLED voltage. SDA also can be used to set the LED peak current amplitude by writing to register 08h. Connect to GND if SDA is not used.
SCLK	12	Serial Clock Input. Maximum clock is 100kHz. Connect to GND if not used.
FFLAG	13	Fault signal output. Open drain output. This pin goes low when a fault condition is detected.
PWM1-4	14-17	Pulse Width Modulated dimming signal – Signal input. PWM input can be tied together for a common PWM signal or use for individual PWM control.
ADR	18	Address Setting: connect to VL, GND or leave it open for three different address choices. Refer to the address table below.
GND	19	GND pin
IS1-4	20,23, 26,29	LED current setting. – Program this pin with an external resistor to set the LED current with 300mV internal reference voltage. I-LED = 300mV/R _{is}
VG1-4	21,24, 27,30	Gate Drive – CMOS Output Pin: Connect to the gate of the external NMOSFET current sink. Any unused pins must be tied to ground to distinguish between intentionally unused and LED failed open.
VD1-4	22,25, 28,31	Drain – Signal Pin – This connects to Drain pin of the external N-MOSFET switch. The boost output voltage regulates based on the lowest VD, and the lowest voltage is kept at 0.9V (typical). Any unused pins can be left open.
OVP	32	Over Voltage Protection – Signal input: An external voltage divider sets the maximum LED voltage. System will stop switching when OVP limit hits, and resume when it goes lower than the limit.
VLED	33	LED voltage. Connect this pin directly to common anode strings voltage.
DRV	34	Low-side NFET gate drive: Connect to the gate of the N-channel MOSFET
PFET	35	High-side PMOS gate drive: Connect to gate of a PFET. When the boost output short detected or EN signal low, PFET will open. Otherwise, PFET is a converter switch in buck or buck-boost mode.
VH	36	High side power rail. Connect a 1μF 10V capacitor from this pin to VCC.
SENSE	37	Converters current sense negative pin. The differential input voltage across R_{SENSE} resistor used to set the peak inductor current. Use Kelvin connection directly to the R_{SENSE} output side
VCC	38	Power supply input – Provides power to the IC. Must be closely decoupled to ground with ceramic capacitors.







PRODUCTION DATASHEET

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, the following specifications apply over the operating ambient temperature of -40°C \leq T_A \leq 85°C and the following test conditions: VCC = 12V; V_{OT} = 0V, EN = 3V, R_{FS} = 100k Ω , R_{SLOPE} = 82.5k Ω , Typical values are at T_A = +25°C

Parameter	Symbol	Test Conditions / Comment	Min	Тур	Max	Units
Input Power Supply	•					
Input Voltage	VCC	Withstand voltage VCC = 40V	6		28	V
Quiescent current	ICC _{ON}	EN > 2V, No PFET & NFET connected			10	mA
Sleep current	ICC _{SLEEP}	EN < 0.8V , VCC = 28V			25	μA
Control and Logic			'		'	<u>'</u>
EN Logic High	V _{ENH}		2			V
EN Logic Low	V _{ENL}				0.8	V
EN Current High	I _{ENH}	EN = 3.3V			5	μA
EN Current Low	I _{EN-L}	EN < 0.8V			5	μA
Address High Input	V _{ADRH}		VL-0.8			V
Address Low Input	V _{ADRL}				0.8	V
Address Open	V _{ADRO}			VL/2		V
Address Input Low Current	I _{ADRH}		-20	-7		μA
Address Input High Current	I _{ADRL}			7	20	μA
FFLAG Output Low Voltage	V _{FFLAGH}	I _{LOAD} = 3mA			0.4	V
FFLAG Output High Leakage Current	V _{FFLAGL}	V _{FFLAG} = 5.5V			10	μA
DC/DC PWM Error Amplifier			'			
Peak Output Current	I _{OUT}			+/-40		μA
Output Resistance	R _{OUT}			4000		kΩ
Forward Transconductance	gm	At EA inputs (I _{OUT} /(V _{LED} /20-V _{CSS})		120		μmho
COMP Switch On Resistance		V _{COMPT} = V _{COMPK} = 1.6V		0.5		kΩ
Soft Start/Drain Voltage Sens	se Error Am	plifier	·			
		Lowest VD > 700mV		+/-20		
CSS Source Sink Peak Current	I _{CSS}	Lowest VD < 700mV		120	μА	
Forward Transconductance	gm			80		μmho
Output Resistance				5000		kΩ
Valid Output Voltage Range	V _{CSS}	1/20 of V _{LED}	0.5		2	V
Start Up Time	T _{SU}	C_{CSS} = 2.2 μ F, R_{ISx} = 2 Ω , V_{IS} setting 300mV, 100% PWM, at IS voltage > 90%		5	20	mS
Pulse Width Modulation Inpu	t					
PWM Input Low Voltage	V _{PWM L}				0.8	V

Page 6



Four Channel High Brightness LED Driver

PRODUCTION DATASHEET

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, the following specifications apply over the operating ambient temperature of -40°C \leq T_A \leq 85°C and the following test conditions: VCC = 12V; V_{OT} = 0V, EN = 3V, R_{FS} = 100k Ω , R_{SLOPE} = 82.5k Ω , Typical values are at T_A = +25°C

Parameter	Symbol	Test Conditions / Comment	Min	Тур	Max	Units
PWM Input High Voltage	V _{PWM_H}		2			V
PWM Input Frequency	F _{PWM}		0.1		25	kHz
		Digital Dimming; SLOPE = VL	2			μs
Minimum PWM Pulse Width	PWM _{MIN}	Adjustable Slope Option to set t _R and t _F	2.5			+2 t _R
PWM Input Pull-down Resistor	PWM _R			100		kΩ
PWM Input to Output Delay		SLOPE = VL (minimum t_R , t_F)		6.5		μs
(V _{IS} = High)		$R_{SLOPE} = 82.5k\Omega (t_R, t_F \sim 4\mu S)$		9		μs
Device Protection						
OVP Threshold Voltage	V _{TH OVP}		1.87	1.97	2.07	V
Over Temperature Shutdown	T _{OVT-SHDN}	Rising temperature hysteresis, T _{HYS} = 20°C, at junction		150		°C
Shut Down Recovery	T _{RECOVERY}	At junction		130		°C
Over Temperature Warning	T _{OVT-WARN}	Rising temperature hysteresis, T _{HYS} = 15°C, at junction		120		°C
Clear Warning		At junction		105		°C
Load Dump Protection	V _{ISET}	V _{IS} setting at 100%, buck-boost transition. V _{IN} : 10V⇔40V, dV/dt = 30V/msec For Design Reference Only			360	mV
LED Current Output						
Sink Current Overshoot	V _{ISET OVERS}	V _{IS} setting at 100% , PWM Dimming For Design Reference Only			5	%
Sink Current Over/Under shoot in transition mode	V _{ISET}	V _{IS} setting at 100% , buck-boost transition. V _{IN} : 10V⇔32V, dV/dt = 1V/msec For Design Reference Only			10	%
V-source Pk-Pk Matching Among	V _{ISET 150}	$R_{\text{sense}} = 2\Omega$, $0.8V \le VD \le 3V$ (note 1) $T_{\text{AMB}} = 25^{\circ}\text{C}$, PWM = 100% duty cycle			1.5	%
Strings	VISEI 150	F _{PWM} = 200Hz, PWM = 25% duty cycle		100 6.5 9 7 1.97 2.07 150 130 120 105 360 5 10 1.5 3 1 309 6 313.6 0 1000 300	%	
Maximum IS valtaga	V _{ISx}	$R_{\text{sense}} = 2\Omega$, Average of the four outputs	291		309	mV
Maximum IS voltage	VISX	$R_{\text{sense}} = 2\Omega$, Each outputs	286.6		313.6	mV
Minimum VD regulation	V _{Dx}	At the lowest VD pin, I _{DS} = 150mA	800		1000	mV
IS Input Bias Current	I _{IS}	V _{IS} = 300mV			300	nA
DC Gain	A _{OL}			80		dB
Current Source Driver Opamp	.					
On State VG Voltage Range	VG _{RANGE}	VG voltage that maintains DC accuracy	1.5		4	V
Off State VG Voltage	VG _{OFF}				0.1	V
VG Sink Current	VG _{SNK}	V _{VG} = 2.5V, V _{IS} = 0.4V, PWM = HIGH		-7		mA
VG Source Current	VG _{SRC}	V _{VG} = 2.5V, V _{IS} = 0.2V, PWM = HIGH		7		mA

Copyright © 2011 Microsemi

Rev. 1.0 12/4/2012



PRODUCTION DATASHEET

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, the following specifications apply over the operating ambient temperature of -40°C \leq T_A \leq 85°C and the following test conditions: VCC = 12V; V_{OT} = 0V, EN = 3V, R_{FS} = 100k Ω , R_{SLOPE} = 82.5k Ω , Typical values are at T_A = +25°C

Parameter	Symbol	Test Conditions / Comment	Min	Тур	Max	Units
VG Load Capacitance	C _{LG}				1500	pF
LED Current On/Off slope						
SLOPE Reference Voltage	V _{SLOPE}			2		V
I-LED Rise Time	T _{I-LED RISE}	SLOPE = 5VL	1	1.5	2.5	μs
I-LED Fall Time	T _{I-LED FALL}	F_{PWM} = 200Hz, PWM = 50% duty cycle C_{LG} < 500pF	1	1.5	2.5	μs
I-LED Rise Time	T _{I-LED} RISE	R_{SLOPE} = 82.5kΩ, T_{RISE}/T_{FALL} = 10% to 90% F_{PWM} = 200 Fz, PWM = 50% duty cycle		4.2	5.5	μs
I-LED Fall Time	T _{I-LED FALL}	C_{LG} < 500pF		4.2	5.5	μs
LED Temperature Compensa	tion (LED C	urrent Profile)		'	<u>'</u>	
OT Start Threshold Voltage	V _{оттн}	I-LED starts compensation at I-LED = 95% current setting. Register 08h = 011111111; PWM1-4 = High	1.8	2.0	2.2	V
OT Max_Voltage Compensation	V _{от}	At stop point, I-LED = 15% current setting. Register 08h = 011111111; PWM1-4 = High	3.3	3.5	3.8	V
or max_voltage compensation	*01	And goes down to 6.7% when VTH OT >4.5V. PWM1-4 = High; Register 08h= 011111111		3.7	3.95	V
OT Input Bias Current	I _{OTIIB}				1	μA
Analog Dimming (Analog di	mming can	be set via SMBus or Fuse)				
AD Voltage	V _{AD}	I-LED = 95%; PWM1-4 = HIGH; Register 08h = 01111111	1.8	1.9	2.0	V
7.D Voltage	▼ AD	I-LED = 6.7%; PWM1-4 = HIGH; Register 08h = 01111111	0.05	0.2	0.34	
AD Input Bias Current	AD _{IIB}		-1		1	μA
Analog Control Output Range	V _{IS}	Register 08h = 011111111, PWM1-4 = High	5		100	%
SMBus LED Peak Current Ad	justment					
Adjustment Range	I _{PADJ}	V _{IS} = 300mV represents maximum current setting	15.4		100	%V _{IS}
Resolution	I _{RES}	2 mV translates out to be 7 bits DAC		2		mV
LED short/open protection						
LED Short Threshold Voltage (note 1)	VDx _{SHORT}	F _{PWM} = 25kHz, Duty cycle > 7µsec	6.7	7.2	7.7	V
Derated IS Voltage		VD > 7.75		10		%
LED Open Threshold Voltage	VDx _{OPEN}	F _{PWM} = 25kHz, PWM = 10% duty cycle		0.24		V
Inductor Over Current protect	tion					
Maximum Short Circuit Current	I _{LSHORT}	With 10mΩ current sense resistor For Design Reference Only		10		А
Over Current Threshold Voltage	V _{oc}	At current sense inputs		90		mV

Copyright © 2011 Microsemi Page 7



PRODUCTION DATASHEET

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, the following specifications apply over the operating ambient temperature of -40°C \leq T_A \leq 85°C and the following test conditions: VCC = 12V; V_{OT} = 0V, EN = 3V, R_{FS} = 100k Ω , R_{SLOPE} = 82.5k Ω , Typical values are at T_A = +25°C

Parameter Symb		Test Conditions / Comment	Min	Тур	Max	Units
SENSE Input						
Sense Input Voltage Range	V _{SENSE}				100	mV
Sense Input Bias Current	I _{SENSE}			0.3		μA
VL Regulator (5.0V)					<u>'</u>	
VL Output	5V	6V ≤ VCC ≤ 28V; no external load	4.75	5.00	5.25	V
VL Source Current	5V _{CURRENT}	External load current, VCC = 6V, VL drop by ≤ 5%		2		mA
UVLO	VL _{UVLO}	VL rising, VHYS = 0.50V	3.75	4.25	4.65	V
VH (VCC-5.25V) Regulator	<u>'</u>		·		•	
VH Output Voltage	VH	6V ≤ VCC ≤ 28V; 0mA ≤ IVH ≤ 15mA Reference to VCC	-4.75	-5.25	-5.5	V
UVLO	VH _{UVLO}	'H falling, VHYS = 0.50V. Internal POR ctivates on VH falling UVLO threshold, eference to VCC		-4.25		V
Oscillator			·			
FS Reference Voltage	V _{FS}			2		V
Oscillator Frequency	F _{SW}	RFS = 100kΩ	600	670	740	kHz
Oscillator Frequency Setting Range	F _{RANGE}		400		800	kHz
DC/DC Switching NFET Drive	er		·			
DRV Voltage High	V _{DRVH}			5		V
DRV Rise Time	T _{RISE}	CL = 1000pF		26		ns
DRV Fall Time	T _{FALL}	CL = 1000pF		15		ns
Off Voltage	V _{DRVOFF}	EN = 0V		0		V
DC/DC Switching PFET Drive	er		·			
PFET High Voltage	V _{PFETH}	EN = 0V, refer to VCC		0		V
PFET Low Voltage	V _{PPFETL}	Refer to VCC		-5.25		V
PFET Rise Time	T _{RISE}	CL = 1000pF		14		ns
PFET Fall Time	T _{FALL}	CL = 1000pF		25		ns
Converter mode condition			·			
Boost to Buck-Boost Transition	BS-BB	At VLED. VLED falling		13.76		V
Buck-Boost to Boost Transition	BB-BS	At VLED. VLED rising		14.65		V
Buck to Buck-Boost Transition	BK-B	At VLED. VLED rising		9.21		V
Buck-Boost to Buck Transition	BB-BK	At VLED. VLED falling		8.41		V



PRODUCTION DATASHEET

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, the following specifications apply over the operating ambient temperature of -40°C \leq T_A \leq 85°C and the following test conditions: VCC = 12V; V_{OT} = 0V, EN = 3V, R_{FS} = 100k Ω , R_{SLOPE} = 82.5k Ω , Typical values are at T_A = +25°C

Parameter	Symbol	Test Conditions / Comment	Min	Тур	Max	Units	
Overall System Efficacy	η	VIN = 12V& 26V, VS setting at 100%, PWM = 100% (Boost mode & Buck Mode) For Design Reference Only	90			%	
SMBus							
SDA, SCLK Input Low Voltage	I _{LV}				0.7	V	
SDA, SCLK Input High Voltage	I _{HV}		2			V	
SDA, SCLK Input Hysteresis	IH _{YS}			100		mV	
SDA,SCLK Input Bias Current	I _{IB}		-5		+5	μA	
SDA Output Low Sink Current	Osnk	V _{SDA} = 0.4V	4			mA	
SMBus Frequency	F _{SMBUS}		10		100	kHz	
SMBus Free time	T _{BUF}		4.7			μs	
SCLK Serial Clock High Period	T _{HIGH}		4			μs	
SCLK Serial Clock Low Period	T _{LOW}		4.7			μs	
Start Condition Set-up Time	T _{SU:STA}		4.7			μs	
Start Condition Hold-up Time	T _{HD:STA}		4			μs	
Stop Condition Set-up Time from SCLK	T _{SU:STO}		4			μs	
SDA Valid to SCLK Rising Edge Set-up Time, Slave Clocking Data	T _{SU:DAT}		250			ns	
SCLK Falling Edge to SDA Transition	T _{HD:DAT}		0			ns	
SCLK Falling Edge to SDA Valid, Reading Out Data	T _{DV}		200			ns	

Note: 1. When the different V_{DRAIN} voltages are more than 2V, then a single LED short may shut off the string that has a highest V_{DRAIN} (VD hits the limit). However V_{SOURCE} pk-pk matching will not be effected in this circumstance.



PRODUCTION DATASHEET

SERIAL INTERFACE

SMBus Interface

LX2260 is a nine-register device which uses SMBus or I²C protocols to communicate with the host system. All registers are defined as full byte wide. Some registers contain reserved (undefined) bits with a default value of "0", or are read only bits that are status indicators. Two of the nine registers are capable of both read and write, and seven registers are read only. See the LX2260 Register Definitions section for details.

The LX2260 communicates over the SMBus and operates in a "slave" mode receiving commands and sending / receiving data to / from the host or "master". Only standard two-wire SMBus and I^2C compatible serial bus and protocols may be used for this device. The LX2260 can be configured for one of the three addresses by connecting the ADR input pin to ground, V_{DD} , or simply leaving it OPEN.

Address Strapping Codes

Option #	ADR	Address
1	GND	0101 100b
2	OPEN	0101 110b
3	$V_{ m DD}$	0101 111b

In this document, the SMBUs address occupies high seven bits of an eight bit field on the bus, the low bit is always the R/W bit.

Address = 0101100xb

1	7	1	1	8	1	1
s	Slave Address	Wr	Α	Data Byte	Α	Р
	0101100	0				

Address = 0101110xb

1	7	1	1	8	1	1
s	Slave Address	Wr	A	Data Byte	Α	Р
	0101110	0				

Address = 0101111xb

1	7	1	1	8	1	1
S	Slave Address	Wr	Α	Data Byte	Α	Р
	0101111	0				

SMBus PROTOCOL

The only required command protocols are SMBus Send Byte, Receive Byte, Read Byte / Word, and the Write Byte / Word protocols.

Writes to registers can be performed by either the SMBus Write Byte / Word protocols and / or by internal IC logic, depending on the register type.

Read can be performed on all registers by issuing the Read Byte / Word protocol. Read Only registers can be written only by internal logics. Their contents will not be affected by SMBus write commands.

When LX2260 is initially powered, it will first test the address selection pin input to determine its own address and then look for its unique address each time it detects a "Start Condition". If the address does not match, the LX2260 ignores all bus activity until it encounters another "Start Condition".

SMBus Packet Protocol Diagram Element Key

s	Slave Address	Wr	Α	Data Byte	Α	Р
			Х		Х	

S Start Condition

Rd Read (bit value of 1)

Wr Write (bit value of 0)

A Acknowledge ('0' for an ACK, or '1' for a NACK)

P Stop Condition

Command Code Register Address

☐ Master-to-Slave ☐ Slave-to-Master


Protocols used to communicate with LX2260 must be per standard SMBus specification version 2.0 or higher.



PRODUCTION DATASHEET

SERIAL INTERFACE

SMBus Timing Measurement



Register Definitions

The LX2260 includes a registers to monitor the fault status. The slave address is set by the ADR signal inputs as follows:

VD Register: Address is 00h to 03h. This register has 8 bits that allows monitoring the drain voltage (VD). This voltage will reveal the string status, i.e., LED short/open. It is suggested that the input PWM duty cycle be reduced when a LED short is detected to avoid LED current sink NFET overheating.

VLED Register: Address is 04h. This register has 8 bits that allow monitoring the Boost output voltage (VLED).

String 1 & 2 Status Register: Address is 05h. This register has 8 status bits that allows monitoring the string 1 & 2 status.

String 3 & 4 Status Register: Address is 06h. This register has 8 status bits that allows monitoring the string 3 & 4 status.

Fault/Status Register: Address is 07h. This register has 8 status bits that allows monitoring the backlight controller's operating state.

REGISTER 00h	VD1 (drain voltage monitoring)
REGISTER 01h	VD2 (drain voltage monitoring)
REGISTER 02h	VD3 (drain voltage monitoring)
REGISTER 03h	VD4 (drain voltage monitoring)
REGISTER 04h	VLED (LED Anode voltage monitoring)
REGISTER 05h	String 1 & 2 status
REGISTER 06h	String 3 & 4 status
REGISTER 07h	Faults
REGISTER 08h	LED Peak Current Reference Voltage Adjustment

REGISTER 00h to 03h			Drain voltage	monitoring	DEFA	00	
VD	VD	VD	VD	VD	VD	VD	VD
Bit 7 (R)	Bit 6 (R)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R)	Bit 0 (R)

BIT FIELD	DEFINITION	DESCRIPTION
Bit 0-7 (R)	Drain voltage	8-bit drain voltage monitoring. 256 steps for 8V. (bit 7 is MSB)



PRODUCTION DATASHEET

SERIAL INTERFACE

R	REGISTER 04h		LED voltage m	onitoring	DEFAULT VALUE 0x00		
VLED	VLED	VLED	VLED	VLED	VLED	VLED	VLED
Bit 7 (R)	Bit 6 (R)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R)	Bit 0 (R)

	BIT FIELD	DEFINITION	DESCRIPTION
Ī	Bit 0-7 (R)	LED voltage	8-bit LED voltage monitoring. 256 steps for 67.9V. (bit 7 is MSB)

REG	REGISTER 05h: Stri		g 1&2 Status	Register	DEFA	x00	
String #2 not	String #1 not	S1_OV	S1_OPEN	S1_NOTUSE	S2_OV	S2_OPEN	S2_NOTUSE
Used	Used						
Bit 7 (W)	Bit 6 (W)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R)	Bit 0 (R)

BIT FIELD	DEFINITION	DESCRIPTION
Bit 7	String #1 not Used	Set 1 when string #1 is not used to mask string faults on the string. Bit 6 and 7 are written to register 05h by the systems via SMBus to let the LX2260 know the unused string so the LX2260 can remove it from the fault detection/reporting. At power up system must disregard fault reporting and FFLAG (software timer) until the systems has finished setting string not used bit (set bit 6 and or 7 to high) and have received acknowledge from LX2260. LX2260 sends an acknowledgement after masking string fault.
Bit 6	String #2 not Used	Set 1 when string #2 in not used to mask string faults on the string.
Bit 5	S1_OV	String 1 Over Voltage $(1 = VD > 6.75V)$
Bit 4	S1_OPEN	String 1 Open (1 = string open)
Bit 3	S1_NOTUSE	String 1 status (1 = string is not used)
Bit 2	S2_OV	String 2 Over Voltage $(1 = VD > 6.75V)$
Bit 1	S2_OPEN	String 2 Open (1 = string open)
Bit 0	S2_NOTUSE	String 2 status (1 = string is not used)

BIT FIELD	DEFINITION			DESCR	IPTION		
RI	EGISTER 06h	String 3&4 Status Register			DEFAULT VALUE 0x00		
String #4 not Used	String #3 not Used	S3_OV	S3_OPEN	S3_NOTUSE	S4_OV	S4_OPEN	S4_ NOTUSE
Bit 7 (W)	Bit 6 (W)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R)	Bit 0 (R)
Bit 7	String #3 not Used	register 06h by LX2260 can re At power up sy systems has fin acknowledge fi	Set 1 when string #3 in not used to mask string faults on the string. Bit 6 and 7 are written to register 06h by the systems via SMBus to let the LX2260 know the unused string so the LX2260 can remove it from the fault detection/reporting. At power up system must disregard fault reporting and FFLAG (software timer) until the systems has finished setting string not used bit (set bit 6 and or 7 to high) and have received acknowledge from LX2260. LX2260 send acknowledge after masking string fault				
Bit 6	String #4 not Used	Set 1 when stri	ng #4 in not us	ed to mask sting fa	ults on the st	ring.	
Bit 5	S3_OV	String 3 Over V	Voltage $(1 = VI)$	O > 6.75V)			
Bit 4	S3_OPEN	String 3 Open	String 3 Open (1 = string open)				
Bit 3	S3_NOTUSE	String 3 status (1 = string is not used)					
Bit 2	S4_OV	String 4 Over Voltage $(1 = VD > 6.75V)$					
Bit 1	S4_OPEN	String 4 Open	(1 = string oper	1)			
Bit 0	S4_NOTUSE	String 4 status	(1 = string is not	ot used)			



PRODUCTION DATASHEET

SERIAL INTERFACE TIMING

REGISTER 07h			Faults Regis	ster	DEFAUL		
RESERVED	RESERVED	RESERVED	RESERVED	OC SHDN	OC	OTP	T_Warning
Bit 7 (R)	Bit 6 (R)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R/W)	Bit 2 (R)	Bit 1 (R/W)	Bit 0 (R)

BIT FIELD	DEFINITION	DESCRIPTION
Bit 3	OC SHDN	OC shutdown (1 = OCP shut down, $0 = OC$ SHDN OK). Reset after reading or by En = Low
Bit 2	OC	Input OC (1 = over current condition, $0 = OC OK$). Reset after reading or by En = Low
Bit 1	OTP	OTP Shutdown (1 = OTP shut down, $0 = T_{OK}$). (note 1)
Bit 0	T WARNING	Temperature warning $(1 = T_{\text{WARNING}}, 0 = T_{\text{OK}})$. (note 2)

REGISTER 08h			ILED Setting Register		DEFAULT VALUE 0x71		7F
ADIM	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Bit 7 (R/W)	Bit 6 (R/W)	Bit 5 (R/W)	Bit 4 (R/W)	Bit 3 (R/W)	Bit 2 (R/W)	Bit 1 (R/W)	Bit 0 (R/W)

BIT FIELD	DEFINITION	DESCRIPTION
Bit 7	ADIM	Analog Dimming Mode setting $(0 = OT, 1 = ADIM)$
Bit 6:0	ILED bit6:0	To program LED current setting reference voltage, see note below.

Register 08h: LED Peak Current Adjustment (7 bits used for 128 steps)							
Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	V _{IS} (mV)
0	0	0	0	0	0	0	46
0	0	0	0	0	0	1	48
0	0	0	0	0	1	0	50
0	0	0	0	0	1	1	52
0	0	0	0	1	0	0	54
→	\rightarrow	\rightarrow	\rightarrow	\rightarrow	\rightarrow	\Psi	\rightarrow
1	1	1	1	1	1	0	298
1	1	1	1	1	1	1	300

Default LED reference is 300mV regardless SDA/SCLK state at POR.

Note:


- 1. OTP bit change state from "0" to "1" and latched when the real time OTP changes from "0" to "1".
- 2. T WARNING bit changes state from "0" to "1" and latched when the real time T WARNING change from "0" to "1".



PRODUCTION DATASHEET


SERIAL INTERFACE TIMING

Timeout Measurement Interval



Faults Timing Diagram

OTP Timing (Bit 1, Reg 07h)



FFLAG stays low when the chip is in over temperature shutdown mode.

OTP bit is latched by over temperature warning signal.


FFLAG and OTP reset after reading and real time OTP is low. (Real time OTP not show)

There are some Tdelay (Td) from real time OTP "1" to set OTP & FFLAG, as well as from end read cycle to reset OTP and FFLAG. Td must < 1µsec.

This timing diagram shows relationship between Over temperature Shutdown output and OTP bit, FFLAG only without any other fault conditions. In an actual application, FFLAG will not represent Over Temp Shutdown from temperature monitor because FFLAG is a NORed output of all faults and over temperature warning is always true when Over Temp Shutdown is true.




PRODUCTION DATASHEET



FFLAG is Low whenever OC or OC SHDN occurs and extended by an internal timer. OC and FFLAG register bits are reset after reading. (Real time OC not shown) Fault bits are set back when the fault conditions present.

T Warning Timing (bit 0 Reg 07h)




FFLAG is Low whenever T Warning occurs.

T Warning bit is reset after read access and when real time T warning is low.

There are some Tdelay (Td) from real time T WARNING "1" to set T WARNING & FFLAG, as well as from end read cycle to reset T WARNING & FFLAG. Td must < 1µsec.



PRODUCTION DATASHEET



FFLAG is Low whenever String OV or String OPEN occurs.

FFLAG reset after reading.

Strings status are latched and be reset by recycling EN signal or Vcc

There are some Tdelay (Td) from String OPEN/OV high to set FFLAG, as well as from re-cycle EN/VCC to reset String OPEN/OV and FFLAG. Td must < 1µsec.



PRODUCTION DATASHEET

THEORY OF OPERATION

Introduction

The LX2260 is a fixed frequency current-mode PWM controller designed to regulate the necessary voltage to drive an LED array. Depending on the input voltage and the required LED string voltage, the LX2260 will decide to operate in boost converter mode, buck converter mode, or buck-boost converter mode with fixed switching frequency from 400kHz to 800kHz, which is programmed by an external resistor. In all modes of operation the LX2260 will regulate to the lowest drain voltages (typ. 0.9V) to minimize the power loss through the external current sink NFETs.

Current Sense Resistor Selection

The voltage across an external input current sense resistor is used for limiting the switching current (coil current) cycle-by-cycle. For $Ipk_{LIMIT} = 10A$ (recommended), then

$$R_{SENSE} = \frac{100mV}{Ipk_{IJMIT}} = \frac{100mV}{10A} = 10\text{m}\Omega$$

Inductor Selection

To keep the circuit in constant current mode (CCM), the maximum ripple current should be less than twice the minimum load current. The final value of the inductor will be a compromise between buck and boost modes. Due to the effect of RHP zero on Error Amplifier compensation, select the minimum load = I_{OUT} . The following formulae should be used to calculate the inductor values in both buck and boost modes.

Minimum inductor value for boost converter: Where $f_s \approx 600 kHz$

$$L_{BOOST} \geq \frac{V_{IN} \cdot (V_O - V_I)}{(V_O \cdot f_S \cdot I_O \cdot \% \Delta_I)}$$

Where $V_{IN} = V_O/2$, $\%\Delta I = \Delta_I/I_O$ Minimum inductor value for buck converter:

$$L_{BUCK} \geq \frac{V_O \cdot (V_I - V_O)}{(V_I \cdot f_S \cdot I_O \cdot \% \Delta_I)}$$

Where $V_{IN} = V_{I(MAX)}$, % $\Delta I = \Delta_I/I_O$

The actual mode transition threshold can be calculated by the following equations:

Buck-Boost to Buck = $V_{LED} \cong 0.9 * VCC-1.6 [V]$

Buck to Buck-Boost = $V_{LED} \cong 0.9 * VCC - 2.4 [V]$

Buck-boost to Boost = $V_{LED} \cong 1.11*VCC+1.34 [V]$

Boost to Buck-Boost = VLED $\cong 1.11*VCC+0.44$ [V]

Slope Compensation.

LX2260 operates in fixed frequency CCM mode. Therefore, in some conditions, the duty cycle may extend beyond 50%. This condition will cause sub-harmonic instability. The cure for this is adding an additional ramp current. An external resistor (minimum $100k\Omega$) will set the ramp current for the internal current slope compensation circuit.

Use the following equation to set the external resistor for the slope compensation:

$$R_{ICOMP}[k\Omega] \approx \frac{66.7 * L[\mu H]}{R_{SENSE}[m\Omega]}$$

Start-up

The start-up or wake-up is controlled to minimize inrush or to eliminate the starting surge current required from the input power supply. EN pin input is always alive, therefore the LX2260 consumes a minimal amount of current even when the chip is in sleep mode (EN=low).

LX2260's start-up time is set by an external capacitor C_{CSS} , V_{LED} , the highest V_{DS} , and PWM duty cycle (D_{PWM}). During start-up, C_{CSS} is charged up at $120\mu A$ until lowest VD reaches to 700mV. Use the following equation to estimate the start up T_{SU} where D_{PWM} is in decimal number.

$$T_{SU}[Sec] \approx \frac{C_{CSS}[\mu F] * ((V_{LED} - 1) + V_{DS_MAX})}{120\mu A * 20 * D_{PWM}}$$

To speed up the startup time with low PWM duty cycle, user may try to stagger the PWM inputs so that the DC/DC converter stays active for an extended time. The LX2260's DC/DC converter is active when any of the active string's PWM inputs are high.

Over Current and Over Current Shutdown (OC SHDN).

In any mode of power conversion or any test condition, once over current (OC) is detected, the PDRV turns off for 4 switching clock cycles and then resumes operation. An internal 4 event counter accumulates the number of over current triggers that happen within 128 clock cycles. In other words, the 4 event counter is reset by 1/128 clock. At the 4th over current event (in case there is the 1/128 reset coming before the 4th trigger, total number of over current triggers that cause shutdown became more than 4), the chip shuts off the DC-DC converter and discharges CSS capacitor to 75mV. The chip resumes operation thereafter. If the over current condition is still present, the chip repeats the shut down and recovery cycle. The status of over current (OC) will set Bit 2 of register 07h to "1". Bit 2 will reset after reading.



PRODUCTION DATASHEET

THEORY OF OPERATION- CONTINUTED

Over Temperature Protection (OTP).

In any mode of power conversion or any test condition, once over OTP is detected (typical is 150°C), the LX2260 will shutdown. The status of OTP will set Bit 1 of register 07h to "1". Bit 1 will reset after reading in real time and OTP is low. System will resume operation when temperature drops below the shutdown recovery threshold voltage (typical is 130°C).

Temperature Warning (T_Warning).

In any mode of the converter or any test condition, once T_warning is detected (typical is 120°C), the status of T_warning will set Bit 0 of register 07h to "1". Bit 1 will reset after reading in real time that T_Warning is low.

Fault Flags:

The following faults will set the FFLAG to "Low", and be reset either by after reading via SMBus. The fault output is intended to stay low for an extended period after internal faults are cleared. The timer is 8mS typical with $100k\Omega$ on FS pin.

Fault Condition	Register /Bit	Reset By	Notes
String over voltage	Register 05h & 06h, bit 2 & 5	Toggle EN or VCC	When VD >6.75V
String Open	Register 05h & 06h, bit 1 & 4	Toggle EN or VCC	When VD <0.2V
T-WARNING	Register 07h bit 0	After reading & real time T WARNING is Low	
OTP	Register 07h bit 1	After reading & real time OTP is Low	
OC	Register 07h bit 2	After reading & real time OC is Low	
OC SHDN	Register 07h bit 3	After reading & chip resumes start up	

5V Regulator

The 5V regulator generates 5V from VCC to the internal low voltage circuit and also provides power for an external light sensor (such as LX1973). Maximum output current is limited to 2mA for the external devices. The 5V output requires at least $0.1\mu F$ connected across VL pin and GND for phase compensation. A $1\mu F$ capacitor is recommended and should be placed near the VL and tied to the GND plane. The 5V is shut off while the chip is in sleep mode (EN = low).

VCC-5.25V Regulator

VCC-5.25V (VH) is a floating VSS for the low voltage circuits residing across VCC and VH. During start up, VH is turned on after VL gets ready.


POR

POR is cleared $100\mu S$ (typ.) after VH exceeds internal VH UVLO threshold.

LED Current Profiler

The OT input is a comparator with a threshold of 2V. It interfaces to an external NTC thermistor incorporated mechanically into the light bar or in close proximity to it. If the LED ambient temperature gets hot, the thermistor will sense it and decrease in resistance. This will in turn increase the OT pin voltage, and then the current sink will decrease the LED current in proportional with voltage at OT pin. The minimum of LED current when VOT reaches 4V is of 5% of LED current setting. If this feature is not used, then this pin should tie to GND.

If Minimum V_{DS} is more than 2V, then both PFET and NFET will be active to regulate LED current to minimum level.





SOA of 180mA white LED from Nichia # NFSW036BT



PRODUCTION DATASHEET

THEORY OF OPERATION- CONTINUTED





PWM Dimming

The LED string currents are individual controlled directly by PWM input. A high on PWM input enables the output current.

DC Dimming (for application only)

DC dimming can be achieved, but not independently. In this mode, all the PWM inputs must be tied to VL, while the DC control signal goes to OT pin. The DC input range from 2V to 4V corresponding from 100% to 5% of LED current setting.

OVP

Two external resistors (R_{DOWN} & R_{UP}) program the LX2260's OVP level. The threshold is set to 2V (typical) at the OVP pin. When the OVP voltage threshold is reached it will stop the power converter from switching and then resume when the OVP pin voltage drops below the 2V threshold. The OVP function is active whenever the EN signal is high regardless the LED current condition.

$$OVP = \frac{2V * (R_{DOWN} + R_{UP})}{R_{DOWN}}$$

LED Open/Short Detection

In case a LED fails open or an opened string, the VD pin drops down to 0V. The power converter will try to raise the V_{LED} under this condition. The open string will then latch off when V_{LED} voltage reaches 100% of OVP setting. At latch off this string's VD pin voltage is excluded from the power supply regulation loop. The power converter will stop switching until the highest VD pin voltage drops below 2V and the OVP pin voltage is less than 2V. Any change in the V_{LED} voltage should have minimum impact to the LED output current since they are current source outputs. LED short protection is temporarily disabled when one or more open strings are detected. This allows VD to go beyond the LED short protection threshold of 7.25V (typ.). After successful latch off of any open string the VD voltage returns to a normal regulation level. The LX2260 reduces the LED current reference voltage to about 10% while VD >7.25V to avoid the external FET from overheating. The LED current returns to normal level when VD voltage gets below 7.25V. Cycling power or the EN input will reset any latched off VD pin.

User must tie VG pin to GND for any unused string to distinguish between string failed open and strings unused. In this situation any string that has VD higher than the LED short threshold voltage will not be latched off and not be reported with VD is higher than 6.75V.

The LED short fault is masked when any of VD is below open LED detection threshold until such string is latched off. Broken PWM input lines will be checked during start and reported as corresponding strings open

In case of the LED short condition, LX2260 output works normally until the VD voltage reaches the LED short threshold voltage, and the corresponding string is turned off. LED short protection works this way when there are more than two active strings and the lowest VD regulation is at normal level (0.24V<VD<2V). This allows the VD voltage to go beyond the LED short threshold in case of an open string or temporary instability on VLED output. When there is only one active string in the system, the last string is latched off when VD voltage reaches to 7.25V. VD of the latched off strings are excluded from the power converter regulation loop.

Note: The size of NFET current sink must increase to handle LED short or VD voltages in excess of the LED short threshold voltage. Otherwise, the relative PWM input duty cycle must be reduced if smaller NFET is used.



PRODUCTION DATASHEET

THEORY OF OPERATION- CONTINUTED

Current Source Driver

This is the current source driver for the external LED current sink NFET. The driver output VGx, and the feedback signal ISx will regulate the LED current through an internal op amp with a 300mV band gap (current source reference), for unused string will tie VG to ground. The lowest drain voltage of any external current sink NFET is used to regulate the boost, buck, or buck-boost voltage output. All the drains will report back to host computer through the SMBus to determine the strings status (number of shorted LED, open LED) The LED current matching between strings is 1.5% when matched with an external current sense resistor whose tolerance is 0.1% at room ambient temperature. The IC specifies voltage only at ISx pin and the voltage matching is +/-1.5%.

$$LED_{CURRENT}$$
 $[mA] = \frac{300mV}{R_{IS}}$ $[\Omega]$

Where R_{IS} tolerance must be 1% or less for better matching.

LED Output Current Rise/Fall Time Control

LX2260's LED output current rise/fall time can be programmed by one external resistor connected between SLOPE and GND.

Rise/Fall time can be calculated by:

$$R_{SLOPE}$$
 [k Ω] = 20* T_R or T_F [μ s]

Recommended use $20k\Omega$ and greater resistor.

Connect SLOPE pin to VL when slope control is not used. 5V on SLOPE pin selects an internal $20k\Omega$

For long cable from V_{LED} and VDS to LED assembly, the minimum T_R and T_F must be selected based on wire inductance to minimize the LED current ringing.

$$T_R$$
 or $T_F[sec] \ge 10 * L_{WIRE}[H] * I_{LED}[A]$

Error Amplifier Compensation

 $R_{COMPT,}$ $R_{COMPK,}$ and $C_{COMPx,}$ configure the error amplifier gain characteristics to accomplish a stable voltage loop gain. One advantage of current mode is the ability to close the loop with only two feedback components $R_{COMPx,}$ and C_{COMPx}

Additional, there is a right-half plane zero (RHPZ) associate with the modulator.

The lowest RHPZ occurs at minimum $V_{\rm IN}$ for Boost mode and is maximum $V_{\rm IN}$ for Buck/Boost mode at maximum load.

In boost mode, the components R_{COMPT_i} and C_{COMPx} will be selected to set a zero about 30% of RHPZ frequency. Where

$$F_{RHPZ}[Hz] = \frac{V_{IN}^2}{2\pi * I_{OUT} * L * V_{OUT}}$$

$$F_Z = \frac{1}{2\pi RC} \approx \frac{F_{ZRHPZ}}{3.3}$$

OR

$$R_{COMPT} \approx \frac{3.3}{2\pi * C_{COMPx} * F_{RHPZ}}$$

While R_{COMPK} is for both Buck and Buck/Boost mode. Therefore, R_{COMPK} must be selected to satisfy for both cases. In this case, the frequency of RHPZ of Buck/Boost is much higher than the desire Buck compensation network zero. Therefore,

$$R_{COMPK} \approx \frac{250}{2\pi * C * F_{SW}}$$

Adjustment may have to be made to ensure stability in the actual circuitry.

Increasing R_{COMPx} while proportionally decreasing C_{COMPx} will yield higher error amplifier gain or vice versa. For the design optimize, select $C_{COMPx} = 1 nF$.

For Boost design example with

$$\begin{array}{lll} V_{OUT} &= 25 V, & V_{IN_MIN} = 6 V \\ I_{OUT} &= 0.6 A, & L &= 15 \mu H, \\ C_{COMPx} &= 1 n F, & F_{SW} &= 600 K hz \end{array}$$

$$Boost_F_{RHPZ} = 25.5Khz$$

$$R_{COMPT} \approx \frac{3.3}{2\pi C F_{PHPZ}} = 20.6 K\Omega$$

And

$$R_{COMPK} \approx \frac{250}{2\pi C F_{SW}} = 66.3 K\Omega$$

Input Capacitors

Since the Vin pin is supply voltage for the IC. It is recommended to place a 4.7uF or higher with low ESR bypass capacitor. If the power source is long distance, then bulk parallel capacitors are needed to reduce input voltage ripple that may affect the transition mode voltage.



PRODUCTION DATASHEET

THEORY OF OPERATION- CONTINUTED

Output Capacitors

The bulk parallel of capacitors are set to reduce the ripple due to charge into capacitors each cycle. The following formulae are use for Boost and Buck in steady state:

$$\%Ripple_Boost = \frac{I_{OUT-MAX} (V_{OUT} - V_{IN}) 100}{C_{OUT} * V_{OUT}^{2} * F} \%$$

$$\%Ripple_BUCK = \frac{I_{OUT-MAX}\left(V_{IN-MAX} - V_{OUT}\right)100}{C_{OUT} * V_{IN-MAX} * V_{OUT} * F}\%$$


Where


 $C_{OUT} = Output capacitor in Farad$

F = Switching frequency in Hz

To handle the transient response of the converter, the output capacitors is usually larger than the calculation.

Typical Operating Characteristics







Copyright © 2011 Microsemi Page 21





PRODUCTION DATASHEET

Typical Operating Characteristics - continued











Typical Characteristics @ 25°C and 5 LED in Series





STRINGS CURRENT ACCURACY vs. LED


Copyright © 2011 Microsemi Page 22




PRODUCTION DATASHEET

Typical Characteristics @ 25°C and 5 LED in Series - continued


STRINGS CURRENT ACCURACY vs. LED CURRENT (BOOST MODE)




STRINGS CURRENT MATCHING Vs. LED CURRENT (BOOST MODE)




STRINGS CURRENT ACCURACY VS. LED CURRENT (BUCK/BOOST MODE)




STRINGS CURRENT MATCHING VS. LED CURRENT (BUCK/BOOST MODE)



STRING CURRENT ACCURACY VS. LED CURRENT (BUCK)




STRING CURRENT MATCHING VS. LED CURRENT (BUCK)




Copyright © 2011 Microsemi Page 23

Rev. 1.0 12/4/2012






















PRODUCTION DATASHEET

PCB LAYOUT GUIDELINES

- 1. The Input power filter capacitors for the converter, they need to tie to power ground plane (PGND)
- 2. The input current sense must use Kevin trace directly from sense resistor to SENSE pin. The same method for VLED, it must be connected at the output capacitors.
- 3. The coupling capacitor for VL must be closed to VL pin.
- 4. All switching NFET, PFET, inductor, current sense resistor, and rectifier diodes must be closed together with heavy traces to have small power return loop to minimize switching noise.
- 5. Place all compensation components close to their pins possible.
- 6. Analog ground and power ground tie to a point at IC case ground
- 7. All the ground side of sense resistors who connect to ISx pin must be tie together to a point before tie to ground pin (pin19) as shown below.
- 8. Refer to LX2260EV3 board for an example of proper board layout.






PRODUCTION DATASHEET

PACKAGE DIMENSIONS

38-Pin Plastic QFN (5x7mm) Exposed Pad



	MILLIMETERS		INCHES		
Dim	MIN	MAX	MIN	MAX	
Α	0.80	1.00	0.031	0.039	
A1	0	0.05	0	0.002	
A3	0.20 REF		0.008 REF		
b	0.18	0.30	0.007	0.011	
D	5.00 BSC		0.196 BSC		
D2	3.00	3.25	0.118	0.127	
Е	7.00 BSC		0.275 BSC		
E2	5.00	5.25	0.196	0.206	
е	0.50 BSC		0.019 BSC		
Ĺ	0.30	0.50	0.012	0.020	

Note:

1. Dimensions do not include mold flash or protrusions; these shall not exceed 0.155mm(.006") on any side. Lead dimension shall not include solder coverage

PRODUCTION DATA – Information contained in this document is proprietary to Microsemi and is current as of publication date. This document may not be modified in any way without the express written consent of Microsemi. Product processing does not necessarily include testing of all parameters. Microsemi reserves the right to change the configuration and performance of the product and to discontinue product at any time.