

2W Stereo Audio Amplifier

2X\6X\12X\24X Selectable Gain Settings

Features

- Internal Gain Control, Which Eliminates External Gain-Setting Resistors
- Depop Circuitry Integrated
- Output Power at 1% THD+N, VDD=5V
 --2.0W/CH (typical) into a 4Ω Load
 --1.2W/CH (typical) into a 8Ω Load
- Bridge-Tied Load (BTL), Single-Ended (SE)
- Stereo Input MUX
- PC-Beep Input
- Fully differential Input
- Shutdown Control Available
- Surface-Mount Power Package 24-Pin TSSOP-P

Applications

- Stereo Power Amplifiers for Notebooks or Desktop Computers
- Multimedia Monitors
- Stereo Power Amplifiers for Portable Audio Systems

General Description

G1428 is a stereo audio power amplifier in 24pin TSSOP thermal pad package. It can drive 2.0W continuous RMS power into 4Ω load per channel in Bridge-Tied Load (BTL) mode at 5V supply voltage. Its THD is smaller than 1% under the above operation condition. To simplify the audio system design in the notebook application, G1428 supports the Bridge-Tied Load (BTL) mode for driving the speakers, Single-End (SE) mode for driving the headphone. For the low current consumption applications, the SHDN mode is supported to disable G1428 when it is idle. The current consumption can be reduced to 160µA (typically).


Amplifier gain is internally configured and controlled by two terminals (GAIN0, GAIN1). BTL gain settings of 2, 6, 12, 24V/V are provided, while SE gain is always configured as 1V/V for headphone driving. G1428 also supports two input paths, that means two different amplitude AC signals can be applied and chosen by setting HP/LINE pin. It enhances the hardware designing flexibility.

Ordering Information

ORDER NUMBER	ORDER NUMBER (Pb free)	MARKING	TEMP. RANGE	PACKAGE
G1428F31U	G1428F31Uf	G1428	-40°C to +85°C	TSSOP-24 (FD)
Note: U: Tape & Reel				

(FD): Thermal Pad

Pin Configuration



Absolute Maximum Ratings

Supply Voltage, V _{CC} 6V
Operating Ambient Temperature Range
T _A 40°C to +85°C
Maximum Junction Temperature, TJ150°C
Storage Temperature Range, T _{STG} 65°C to+150°C
Reflow Temperature (soldering, 10sec)260°C

Power Dissipation (1)	
$T_A \leq 25^{\circ}C$	2.7W
$T_A \leq 70^{\circ}C$	1.7W
Electrostatic Discharge, V _{ESD}	
Human body mode	

G1428

Note:

⁽¹⁾: Recommended PCB Layout

 $^{(2)}$: Human body model : C = 100pF, R = 1500 Ω , 3 positive pulses plus 3 negative pulses

Electrical Characteristics DC Electrical Characteristics, T_A=+25°C

PARAMETER	SYMBOL	CON	NDITION	MIN	TYP	MAX	UNIT
Supply voltage VDD	V _{DD}			4.5	5	5.5	V
High-Level Input voltage, V _⊮	V _{IH}	SE/BTL , HP/LINE , SHUTDOWN , GAIN0 , GAIN1		3.5			V
Low-Level Input voltage, V _{IL}	V _{IL}	SE/BTL , HP/LINE , SHUTDOWN , GAINO,				1	V
DC Differential Output Voltage	V _{O(DIFF)}	V _{DD} = 5V,Gain = 2			5	50	mV
Supply Current in Mute Mode		Stereo BTL			7.5	13	
	I _{DD}	$V_{DD} = 5V$	Stereo SE		4	7	mA
I _{DD} in Shutdown	I _{SD}	$V_{DD} = 5V$			160	300	μA

(AC Operation Characteristics, V_{DD} = 5.0V, T_A =+25°C, R_L = 4 Ω , unless otherwise noted)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT	
		THD = 1%, BTL, $R_L = 4\Omega G=-2V/V$ 2		2			
		THD = 1%, BTL, R _L = 8Ω G=-2V/V		1.25		w	
Output power (each channel) see Note	P _(OUT)	THD = 10%, BTL, $R_L = 4\Omega$ G=-2V/V		2.5		vv	
		THD = 10%, BTL, R_L = 8Ω G=-2V/V		1.6			
		THD = 0.1%, SE, R _L = 32Ω		85		mW	
		P _O = 1.6W, BTL, R _L = 4Ω G=-2V/V		100			
Total harmonic distortion plus noise	THD+N	P ₀ = 1W, BTL, R _L = 8Ω G=-2V/V		60		m%	
Total harmonic distortion plus hoise	אידעה ו	$P_0 = 75 mW$, SE, $R_L = 32 \Omega$		80			
		V _I = 1V, RL = 10KΩ, SE		30			
Maximum output power bandwidth	B _{OM}	THD = 5%		>15		kHz	
Power supply ripple rejection	PSRR	F=1kHz, BTL mode G=-2V/V		68		dB	
		C _{BYP} =1µF					
Channel-to-channel output separation		f = 1kHz		80		dB	
Line/HP input separation				80		dB	
BTL attenuation in SE mode				85		dB	
Input impedance ZI			S	ee Table	2	MΩ	
Signal-to-noise ratio		P _o = 500mW, BTL, G=-2V/V		90		dB	
Output noise voltage	Vn	BTL, G=-2V/V, A Weighted filter		45		μV (rms)	

Note :Output power is measured at the output terminals of the IC at 1kHz.

Typical Characteristics

Table of Graphs

			FIGURE
THD +N Total harmonic distortion plus noise		vs Frequency	1,2,7,8,13,14,19,21
		vs Output Power	3,4,5,6,9,10,11,12,15,16,17,18,20
		vs Output Voltage	22
	Output noise voltage	vs Frequency	27
Vn	Supply ripple rejection ratio	vs Frequency	23,24
	Crosstalk	vs Frequency	25,26
Po	Output power	vs Load Resistance	28,29
P_D	Power dissipation	vs Output Power	30,31






Figure 1




Toal Harmonic Distortion Plus


Toal Harmonic Distortion Plus Noise vs Output Power




Toal Harmonic Distortion Plus Noise vs Output Power



Toal Harmonic Distortion Plus Noise vs Output Power



Toal Harmonic Distortion Plus Noise vs Output Power



Toal Harmonic Distortion Plus Noise vs Frequency








Figure 7




Toal Harmonic Distortion Plus Noise vs Frequency












Toal Harmonic Distortion Plus Noise vs Output Power




Toal Harmonic Distortion Plus Noise vs Frequency





Toal Harmonic Distortion Plus Noise vs Frequency













Toal Harmonic Distortion Plus


Toal Harmonic Distortion Plus Noise vs Output Power





Toal Harmonic Distortion Plus Noise vs Frequency



Toal Harmonic Distortion Plus Noise vs Output Power









Ver: 1.2 Mar 31, 2005





Supply Ripple Rejection Ratio


Supply Ripple Rejection Ratio vs Frequency




Ao VDD=5V Po=1W **RL=8**Ω BTL,Av=-2V/V ₽ Щ LTOR RTOL Hz




Channel Separation













Channel Separation


d B






G1428

Power Dissipation vs Output Power




Recommended PCB Footprint




Pin Description

PIN	NAME	I/O	FUNCTION
1,12,13,24	GND/HS		Ground connection for circuitry, directly connected to thermal pad.
2	GAIN0	I	Bit 0 of gain control
3	GAIN1	1	Bit 1 of gain control
4	LOUT+	0	Left channel + output in BTL mode, + output in SE mode.
5	LLINEIN	I	Left channel line input, selected when HP/ $\overline{\text{LINE}}$ pin is held low.
6	LPHIN	I	Left channel headphone input, selected when HP/LINE pin is held high.
7,18	PVDD	I	Power supply for output stages.
8	RIN	I	Common right input for fully differential inputs. AC ground for single-ended inputs.
9	LOUT-	0	Left channel - output in BTL mode, and high impedance in SE mode.
10	LIN	I	Common left input for fully differential inputs. AC ground for single-ended inputs.
11	BYPASS		Tap to voltage divider for internal mid-supply bias generator.
14	PC-BEEP	I	The input for PC-BEEP mode. PC-BEEP is enabled when at least eight continuous >
			1-V _{PP} (peak to peak) square waves is input to PC-BEEP pin.
15	SE/BTL	I	Hold low for BTL mode, hold high for SE mode.
16	ROUT-	0	Right channel - output in BTL mode, high impedance state in SE mode.
17	HP/LINE	I	MUX control input, hold high to select headphone inputs (6,20), hold low to select line inputs (5,23).
19	VDD		Analog VDD input supply. This terminal needs to be isolated from PVDD to achieve highest performance.
20	RHPIN	I	Right channel headphone input, selected when HP/ LINE pin is held high.
21	ROUT+	0	Right channel + output in BTL mode, positive output in SE mode.
22	SHUTDOWN	Ι	Places entire IC in shutdown mode when held low, expect PC-BEEP remains active.
23	RLINEIN	I	Right channel line input, selected when HP/ LINE pin is held low.

Global Mixed-mode Technology Inc. Block Diagram




Application Circuit



Application Circuit Using Differential Inputs

Note: 1µF ceramic capacitor should be placed as close as possible to the IC to filter the higher-frequency noise.

Application Circuit (Continued)



Application Circuit Using Single-Ended Inputs

Note: 1µF ceramic capacitor should be placed as close as possible to the IC to filter the higher-frequency noise.

Application Information

Gain setting via GAIN0 and GAIN1 inputs

The internal gain setting is determined by two input terminals, GAIN0 and GAIN1. The gains listed in Table 1 are realized by changing the taps on the input resistors inside the amplifier. This will cause the internal input impedance, Z_I , to be dependent on the gain setting. Although the real input impedance will shift by 30% due to process variation from part-to-part, the actual gain settings are controlled by the ratios of the resistors and the actual gain distribution from part-to-part is quite good.

Table 1

GAIN0	GAIN1	SE/BTL	A _v (V/V)
0	0	0	-2
0	1	0	-6
1	0	0	-12
1	1	0	-24
Х	Х	1	-1

Input Resistance

The typical input impedance at each gain setting is given in the Table 2. Each gain setting is achieved by varying the input resistance of the amplifier, which can be over 6 times from its minimum value to the maximum value. As a result, if a single capacitor is used in the input high pass filter, the -3dB or cut-off frequency will be also change over 6 times. To reduce the variation of the cut-off frequency, an additional resistor can be connected from the input pin of the amplifier to the ground, as shown in Figure 1. With the extra resistor, the cut-off frequency can be re-calculated using equation : f_{-3dB} = 1/ 2 π C(R||R_I). Using small external R can reduce the variation of the cut-off frequency. But the side effect is small external R will also let $(R||R_1)$ become small, the cut-off frequency will be larger and degraded the bass-band performance. The other side effect is with extra power dissipation through the external resistor R to the ground. So using the external resistor R to flatting the variation of the cut-off frequency, the user must also consider the bass-band performance and the extra power dissipation to choose the accepted external resistor R value.




Table 2

Zi (Kohm)	A _v (V/V)
15	-24
30	-12
45	-6
90	-2

Input Capacitor

In the typical application, an input capacitor C_i is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case ,C_i and the input impedance of the amplifier, Z_i, form a high-pass filter with the -3dB determined by the equation: f_{.3dB} = 1/ (2 π R_i C_i)

The value of C_i is important to consider as it directly affects the bass performance of the application circuit. For example, if the input resistor is $15k\Omega$, the input capacitor is 1μ F, the flat bass response will be down to 10.6Hz.

Because the small leakage current of the input capacitors will cause the dc offset voltage at the input to the amplifier that reduces the operation headroom, especially at the high gain applications. The lowleakage tantalum or ceramic capacitors are suggested to be used as the input coupling capacitors. When using the polarized capacitors, it is important to let the positive side connecting to the higher dc level of the application.

Power Supply Decoupling

The G1428 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to make sure the output total harmonic distortion (THD) as low as possible. The optimum decoupling is using two capacitors with different types that target different types of noise on the power supply leads. For high frequency transients, spikes, a good low ESR ceramic capacitor works best, typically 0.1μ F/1µF used and placed as close as possible to the G1428 VDD lead. A larger aluminum electrolytic capacitor of 10uF or greater placed near the device power is recommended for filtering low-frequency noise.

Optimizing DEPOP Operation

Circuitry has been implemented in G1428 to minimize the amount of popping heard at power-up and when coming out of shutdown mode. Popping occurs whenever a voltage step is applied to the speaker and making the differential voltage generated at the two ends of the speaker. To avoid the popping heard, the bypass capacitor should be chosen promptly, $1/(C_Bx170k\Omega) \leq 1/(C_I^*(R_I+R_F))$.

G1428

Where 170k Ω is the output impedance of the mid-rail generator, C_B is the mid-rail bypass capacitor, C_I is the input coupling capacitor, R_I is the input impedance, R_F is the gain setting impedance which is on the feedback path. C_B is the most important capacitor. Besides it is used to reduce the popping, C_B can also determine the rate at which the amplifier starts up during startup or recovery from shutdown mode.

De-popping circuitry of G1428 is shown as below Figure 2. The PNP transistor limits the voltage drop across the $120k\Omega$ by slewing the internal node slowly when power is applied. At start-up, the voltage at BYPASS capacitor is 0. The PNP is ON to pull the mid-point of the bias circuit down. So the capacitor sees a lower effective voltage, and thus the charging is slower. This appears as a linear ramp (while the PNP transistor is conducting), followed by the expected exponential ramp of an R-C circuit.

For better performance, C_B is recommended to be at least 1.5 times of input coupling capacitor C_I . For example, if using 1uF input coupling capacitor, 2.2µF ceramic or tantalum low-ESR capacitors are recommended to achieve the better THD performance.





Figure 2

Output coupling capacitor

G1428 can drive clean, low distortion SE output power with gain -1V/V into headphone loads (generally 16Ω or 32Ω) as in Figure 3. Please refer to **Electrical Characteristics** to see the performances. A coupling capacitor is needed to block the dc-offset voltage, allowing pure ac signals into headphone loads. Choosing the coupling capacitor will also determine the -3dB point of the high-pass filter network, as Figure 4.

$$f_{c}=1/(2 \pi R_{L}C_{c})$$

For example, a 220μ F capacitor with 32Ω headphone load would attenuate low frequency performance below 22.6Hz. So the coupling capacitor should be well chosen to achieve the excellent bass performance when in SE mode operation.









Figure 4

Bridged-Tied Load Mode Operation

G1428 has two linear amplifiers to drive both ends of the speaker load in Bridged-Tied Load (BTL) mode operation. Figure 5 shows the BTL configuration. The differential driving to the speaker load means that when one side is slewing up, the other side is slewing down, and vice versa. This configuration in effect will double the voltage swing on the load as compared to a ground reference load. In BTL mode, the peak-to-peak voltage $V_0(PP)$ on the load will be two times than a ground reference configuration. The voltage on the load is doubled, this will also yield 4 times output power on the load at the same power supply rail and loading. Another benefit of using differential driving configuration is that BTL operation cancels the dc offsets, which eliminates the dc coupling capacitor that is needed to cancelled dc offsets in the ground reference configuration. Low-frequency performance is then limited only by the input network and speaker responses. Cost and PCB space can be minimized by eliminating the dc coupling capacitors.



Input MUX And SE/BTL Operation

The G1428 allows two different input sources applied to the audio amplifiers, which can be independent to the SE/BTL setting. When HP/LINE is held high, the headphone inputs are active. When the HP/LINE is held low, the line inputs are selected.

When SE/BTL is held low, all four internal audio amplifiers are activated to drive the stereo speakers. When SE/BTL is held high, two amplifiers are activated to drive the stereo headphones. The other two amplifiers are disable and keeping the outputs high impedance.

Shutdown mode

When the normal operation, the SHUTDOWN pin should be held high. Pulling SHUTDOWN low will mute the outputs and deactivate almost circuits except PC-BEEP monitoring block. At this moment, the current of this device will be reduced to about 160uA to save the battery energy. The SHUTDOWN pin should never be left unconnected during the normal applications.

	INPU	AMPLIFIE	R STATE	
HP/LINE	SE/BTL	SHUTDOWN	INPUT	OUTPUT
Х	Х	Low	Х	Mute
Low	Low	High	Line	BTL
Low	High	High	Line	SE
			head-	
High	Low	High	phone	BTL
			head-	
High	High	High	phone	SE

* Inputs should never be left unconnected X= do not care

PC-BEEP Operation

The PC-BEEP input allows a system beep to be sent directly from a computer through the amplifier to the speakers with a few external components. It is activated automatically by detecting the PC-BEEP input. The preferred input signal is a square wave or pulse train with an amplitude of $1-V_{PP}$ or greater. To be accurately detected, the signal must be with at least 1 $-V_{PP}$ amplitude, 8 continuous rising edges, rise and fall times less than 0.1us. When the signal is no longer detected, the amplifier will return its previous operating mode and volume setting.


When the PC-BEEP mode is activated, both the LINEIN and HPIN are deselected and the outputs will be driven in BTL mode with the signal from PC-BEEP. The gain setting will be also fixed at 0.3V/V, independent of the volume setting. If the device is in the SHUTDOWN mode, activating PC-BEEP will take the device out of shutdown mode and output the PC-BEEP input signal until the PC-BEEP signal no longer detected. And then the device will return the shutdown mode when no PC-BEEP signal is detected.


The PC-BEEP input can also be dc-coupled to save the coupling capacitor. This pin is set at mid-rail normally when no signal is present.


If AC-coupling is desired, the value of the coupling capacitor should be chosen to satisfy the equation : $C_{PCB} \ge 1/(2 \pi f_{PCB}^* 150 K\Omega)$

 C_{PCB} is the PC-BEEP AC-coupling capacitor. f_{PCB} is the frequency of applied PC-BEEP input signal.

Package Information








Note:

- 1. Package body sizes exclude mold flash protrusions or gate burrs
- 2. Tolerance ± 0.1 mm unless otherwise specified
- 3. Coplanarity : 0.1mm
- 4. Controlling dimension is millimeter. Converted inch dimensions are not necessarily exact.
- 5. Die pad exposure size is according to lead frame design.
- 6. Follow JEDEC MO-153

SYMBOL		IMENSION IN M	M	DIN	H	
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А			1.15			0.045
A1	0.00		0.10	0.000		0.004
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
С	0.09		0.20	0.004		0.008
D	7.70	7.80	7.90	0.303	0.307	0.311
E	6.20	6.40	6.60	0.244	0.252	2.260
E1	4.30	4.40	4.50	0.169	0.173	0.177
е		0.65			0.026	
L	0.45	0.60	0.75	0.018	0.024	0.030
у			0.10			0.004
θ	0°		8°	0°		8°

Taping Specification



PACKAGE	Q'TY/BY REEL
TSSOP-24 (FD)	2,500 ea

GMT Inc. does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and GMT Inc. reserves the right at any time without notice to change said circuitry and specifications.