




Features

- 4 Low Voltage/Power Intel 1M x 8 FLASH Die in One MCM Package
- Overall Configuration is 1M x 32
- +5V Operation (Standard) or +3.3V (Consult Factory)
- Access Times of 80, 100 and 120 nS (5V Vcc)
- +5V or +12V Programing
- Erase/Program Cycles
 - 100,000 Commercial
- 10,000 Military and Industrial
- Sector Architecture (Each Die)
 - One 16K Protected Boot Block (Bottom Boot Block Standard, Top Boot Block Special Order)
 - Two 8K Parameter Blocks
 - One 96K Main Block
 - Seven 128K Main Blocks

- Single Block Erase (All bits set to 1)
- Hardware Data Protection Feature
- Independent Boot Block Locking
- MIL-PRF-38534 Compliant MCMs Available
- Packaging Hermetic Ceramic
 - 68 Lead, .94" x .94" x .180" Dual-Cavity Small Outline Gull Wing, Aeroflex code# "F14" (Drops into the 68 Lead JEDEC .99"SQ CQFJ footprint)
- Internal Decoupling Capacitors for Low Noise Operation
- Commercial, Industrial and Military Temperature Ranges



General Description

Utilizing Intel's SmartVoltage Boot Block Flash Memory SmartDie[™], the ACT–F1M32 is a high speed, 32 megabit CMOS flash multichip module (MCM) designed for full temperature range military, space, or high reliability applications.

The ACT-F1M32 consists of four high-performance Intel X28F800BV 8 Mbit (8,388,608 Each die bit) memory die. contains separately erasable blocks, including a hardware lockable boot block (16,384 bytes), two parameter blocks (8,192 bytes each), and 8 main blocks (one block of 98,304 bytes and seven blocks of 131,072 bytes) This defines the block boot flash family architecture.

The command register is written by bringing WE to a logic low level (VIL), while \overline{CE} is low and \overline{OE} is high (VIH). Reading is

General Description, Cont'd,

accomplished by chip Enable (CE) and Output Enable (OE) being logically active. Access time grades of 80nS, 100nS and 120nS maximum are standard.

The ACT–F1M32 is packaged in a hermetically sealed co-fired ceramic 68 lead, .94" SQ Ceramic Gull Wing CQFP package. This allows operation in a military environment temperature range of -55°C to +125°C.

The ACT–F1M32 provides program and erase capability at 5V or 12V and allows reads with Vcc at 5V or 3.3V(Not tested). Since many designs read from flash memory a large percentage of the time, read operation using 3.3V can provide great power savings. Consult the factory for 3.3V tested parts. In applications where read performance is critical, faster access times are obtainable with the 5V Vcc part detailed herein.

For program and erase operations, 5V Vpp operation eliminates the need for in system voltage converters. The 12V Vpp operation provides reduced (approx 60%) program and erase times where 12V is available in the system. For design simplicity, however, connect Vcc and Vpp to the same 5V \pm 10% source.

Each block can be independently

erased and programmed 100,000 times at commercial temperature or 10,000 times at extended temperature.

The boot block is located at either the bottom (Standard) or the top (Special Order) of the address map in order to accommodate different microprocessor protocols for boot code location. Locking and unlocking of the boot block is controlled by WP and/or RP.

Intel's boot block architecture provides a flexible solution for the different design needs various applications. The of asymmetrically-blocked memory map allows the integration of several memory components into a single flash device. The boot block provides a secure boot PROM; parameter blocks can the emulate EEPROM functionality for parameter store with proper software techniques; and the main blocks provide code and data storage with access times fast enough to execute code in place, decreasing RAM requirements.

For Detail Information regarding the operation of the 28F800BV Memory die, see the Intel datasheet (order number 290539-002).

SmartDie[™] is a Trademark of Intel Corporation

Absolute Maximum Ratings

| Parameter | Range | Units |
|--|---------------|-------|
| Case Operating Temperature Range | -55 to +125 | °C |
| Storage Temperature Range | -65 to +150 | °C |
| Voltage on Any Pin with Respect to GND (except Vcc, VPP, A9 and \overline{RP}) ⁽¹⁾ | -2.0 to +7.0 | V |
| Voltage on Pins A9 or RP with Respect to GND (except Vcc, VPP, A9 and RP) (1,2) | -2.0 to +13.5 | V |
| VPP Program Voltage with Respect to GND during Block Erase/ and Word/Byte Write ^(1,2) | -2.0 to +14.0 | V |
| Vcc Supply Voltage with Respect to Ground ⁽¹⁾ | -2.0 to +7.0 | V |
| Output Short Circuit Current ⁽³⁾ | 100 | mA |

Notes:

1. Minimum DC voltage is -0.5V on input/output pins. During Transitions, inputs may undershoot to -2.0V for periods < 20nS. Maximum DC voltage on input/output

2. Maximum DC voltage on Vpp may overshoot to Vcc + 2.0V for periods < 20nS. 2. Maximum DC voltage on Vpp may overshoot to +14.0V for periods < 20nS. 3. Output shorted for no more than 1 second. No more than one output shorted at one time.

NOTICE: Stresses above those listed under "Absolute Maximums Rating" may cause permanent damage. These are stress rating only. Operation beyond the "Oper-ation Conditions" is not recommended and extended exposure beyond the "Operation Conditions" may effect device reliability.

Recommended Operating Conditions

| Symbol | Parameter | Minimum | Maximum | Units |
|--------|---|---------|-----------------------|-------|
| Vcc | 5V Power Supply Voltage (10%) | +4.5 | +5.5 | V |
| | 3.3V Power Supply Voltage (±0.3V) (Consult Factory) | +3.0 | +3.6 | V |
| Vін | Input High Voltage (3.3V & 5V Vcc) | +2.0 | V _{cc} + 0.5 | V |
| VIL | Input Low Voltage (3.3V & 5V Vcc) | -0.5 | +0.8 | V |
| ТА | Operating Temperature (Military) | -55 | +125 | °C |

Capacitance

 $(f = 1MHz, TA = 25^{\circ}C)$

| Symbol | Parameter | Maximum | Units |
|--------|--------------------------|---------|-------|
| CAD | A0 – A19 Capacitance | 50 | pF |
| COE | OE Capacitance | 50 | pF |
| CCE | CE Capacitance | 20 | pF |
| Crp | RP Capacitance | 50 | pF |
| CWE | WE Capacitance | 60 | pF |
| CWP | WP Capacitance | 50 | pF |
| Cı/o | I/O0 – I/O31 Capacitance | 20 | pF |

Capacitance Guaranteed by design, but not tested.

DC Characteristics – CMOS Compatible

(TA = -55°C to +125°C, Vcc = +4.5V to + 5.5V(5V Operation), or +3.0V to +3.6V(3.3V Operation), Unless otherwise specified)

| | | | +3.3V | Vcc ⁽¹⁾ | +5.0\ | / Vcc | |
|-----------------------------|-------|--|-------|--------------------|----------|-------|-------|
| Parameter | Sym | m Conditions | | oical | Standard | | Units |
| | | | Min | Max | Min | Max | |
| Input Load Current | ١L | Vcc = VccMax., VIN = Vcc or GND | -1 | +1 | -1 | +1 | μΑ |
| Output Leakage Current | Ilo | Vcc = VccMax., VIN = Vcc or GND | -10 | +10 | -10 | +10 | μΑ |
| Vcc Standby Current | Iccs | $Vcc = VccMax., \overline{CE} = \overline{RP} = \overline{WP} = Vcc \pm 0.2V$ | | 440 | | 600 | μΑ |
| Vcc Deep Power-Down Current | ICCD | Vcc = VccMax., VIN = Vcc or GND, \overline{RP} = GND ± 0.2V | | 32 | | 32 | μΑ |
| Vcc Read Current | ICCR | $\label{eq:VCC} \begin{array}{l} Vcc = VccMax., \overline{CE} = GND, \ f = 10MHz \ (5V), \ 5MHz \ (3.3V), \\ Iout = 0 \ mA, \ Inputs = GND \pm 0.2V \ or \ Vcc \pm 0.2V \end{array}$ | | 120 | | 260 | mA |
| Vcc Write Current | ICCW1 | VPP = VPPH1 (at 5V), Word Write in Progress (x32) | | 120 | | 200 | mA |
| | ICCW2 | VPP = VPPH2 (at 12V), Word Write in Progress (x32) | | 100 | | 180 | mA |
| Vcc Erase Current | ICCE1 | VPP = VPPH1 (at 5V),Block Erase in Progress | | 120 | | 180 | mA |
| | ICCE2 | VPP = VPPH2 (at 12V),Block Erase in Progress | | 100 | | 160 | mA |
| Vcc Erase Suspend Current | ICCES | CE = VIH, Block Erase Suspend | | 32 | | 48 | mA |
| VPP Standby Current | IPPS | VPP < VPPH2 | | 60 | | 60 | μΑ |

DC Characteristics – CMOS Compatible

| Parameter | Sym | Sym Conditions | | Vcc ⁽¹⁾ ical | +5.0V Vcc Standard | | Units |
|--------------------------------|-------|--|---------------|----------------------------|-----------------------|------|-------|
| | | | Min | Max | Min | Max | |
| VPP Deep Power Down Current | IPPD | $\overline{RP} = GND \pm 0.2V$ | | 40 | | 40 | μΑ |
| VPP Read Current | IPPR | VPP <u>></u> VPPH2 | | 800 | | 800 | μΑ |
| VPP Write Current | IPPW1 | VPP = VPPH1 (at 5V), Word Write in Progress (x32) | | 120 | | 120 | mA |
| | IPPW2 | VPP = VPPH2 (at 12V), Word Write in Progress (x32) | | 100 | | 100 | mA |
| VPP Erase Current | IPPE1 | VPP = VPPH1 (at 5V), Block Erase in Progress | | 120 | | 100 | mA |
| | IPPE2 | VPP = VPPH2 (at 12V), Block Erase in Progress | | 100 | | 80 | mA |
| VPP Erase Suspend Current | IPPES | VPP = VPPH, Block Erase Suspend in Progress | | 800 | | 800 | μΑ |
| RP Boot Block Unlock Current | IRP | RP = Vhh, Vpp = 12V | | 2 | | 2 | mA |
| Output Low Voltage | Vol | Vcc = VccMin., IoL = 5.8 mA (5V), 2 mA (3.3V) | | 0.45 | | 0.45 | V |
| Output High Voltage | Vон1 | Vcc = VccMin., Iон = -2.5 mA | 0.85 x Vcc | | 0.85 x Vcc | | V |
| | Vон2 | Vcc = VccMin., Iон = -100 µA | Vcc - 0.4V | | Vcc - 0.4V | | V |
| VPP Lock-Out Voltage | Vpplk | Complete Write Protection | 0.0 | 1.5 | 0.0 | 1.5 | V |
| VPP (Program/Erase Operations) | VPPH1 | VPP = at 5V | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VPP (Program/Erase Operations) | VPPH2 | VPP = at 12V | 11.4 | 12.6 | 11.4 | 12.6 | V |
| Vcc Erase/Write Lock Voltage | Vlko | Locked Condition | 0 | 2.0 | 0 | 2.0 | V |
| RP Unlock Voltage | Vнн | Boot Block Write/Erase, VPP = 12V | 11.4 | 12.6 | 11.4 | 12.6 | V |

(TA = -55°C to +125°C, Vcc = +4.5V to + 5.5V(5V Operation), or +3.0V to +3.6V(3.3V Operation), Unless otherwise specified)

Notes:

1. Performance at Vcc = +4.5V to +5.5V is guaranteed. Performance at Vcc = +3.3V is typical (Not tested).

AC Characteristics – Write/Erase/Program Operations – WE Controlled

(TA = -55°C to +125°C, Vcc = +4.5V to + 5.5V(5V Operation), or +3.0V to +3.6V(3.3V Operation), Unless otherwise specified)

| Parameter | Symbol | Symbol +3.3V Vcc ⁽²⁾ JEDEC Typical | | +4.5V to +5.5V Vcc | | | | | | Units |
|---|---------------|--|-----|--------------------|---------|-------|-----|---------|-----|-------|
| Farameter | Standard | 120 | OnS | 80 | nS | 100nS | | 120nS | | Onits |
| | olandara | Min | Max | Min | Min Max | | Max | Min Max | | |
| Write Cycle Time | tavav | 120 | | 80 | | 100 | | 120 | | nS |
| RP High Recovery to WE Going Low | t PHWL | 1.5 | | .45 | | .45 | | .45 | | μS |
| CE Setup to WE Going Low | telwl | 0 | | 0 | | 0 | | 0 | | nS |
| Boot Block Unlock Setup to WE Going High ⁽¹⁾ | tрннwн | 200 | | 100 | | 100 | | 100 | | nS |
| VPP Setup to WE Going High ⁽¹⁾ | tvpwн | 200 | | 100 | | 100 | | 100 | | nS |
| Address Setup to WE Going High | tavwн | 90 | | 60 | | 60 | | 60 | | nS |
| Data Setup to WE Going High | tdvwн | 70 | | 60 | | 60 | | 60 | | nS |
| WE Pulse Width | tw∟wн | 90 | | 60 | | 60 | | 60 | | nS |
| Data Hold Time from WE High | twнdx | 0 | | 0 | | 0 | | 0 | | nS |
| Address Hold Time from WE High | twнаx | 0 | | 0 | | 0 | | 0 | | nS |
| CE Hold Time from WE High | twhen | 0 | | 0 | | 0 | | 0 | | nS |
| WE Pulse Width High | twнw∟ | 30 | | 20 | | 20 | | 20 | | nS |
| Duration of Word Write Operation ⁽¹⁾ (x32) | twnqv1 | 6 | | 6 | | 6 | | 6 | | μS |
| Duration of Erase Operation (Boot) ⁽¹⁾ | twhqv2 | 0.3 | | 0.3 | | 0.3 | | 0.3 | | Sec |
| Duration of Erase Operation (Parameter) ⁽¹⁾ | twhqv3 | 0.3 | | 0.3 | | 0.3 | | 0.3 | | Sec |
| Duration of Erase Operation (Main) ⁽¹⁾ | twнqv4 | 0.6 | | 0.6 | | 0.6 | | 0.6 | | Sec |
| VPP Hold from Valid SRD ⁽¹⁾ | tανν∟ | 0 | | 0 | | 0 | | 0 | | nS |
| RP Vнн Hold from Valid SRD ⁽¹⁾ | tqvpн | 0 | | 0 | | 0 | | 0 | | nS |
| Boot Block Lock Delay ⁽¹⁾ | tрнвr | | 200 | | 100 | | 100 | | 100 | nS |

Notes:

Guaranteed by design, not tested.
 Performance at Vcc = +4.5V to +5.5V is guaranteed. Performance at Vcc = +3.3V is typical (Not tested).

AC Characteristics – Write/Erase/Program Operations, CE Controlled

| Standard 120nS Min Max 80nS Min Max 100nS Min Max 120nS Min Max 120nS Min Max Write Cycle Time tavav 120 80 100 120 nS RP High Recovery to CE Low tevav 120 80 100 120 nS WE Setup to CE Going Low tevel 0 0 0 0 0 0 nS Boot Block Unlock Setup to CE Going High ⁽¹⁾ tevel 200 100 100 100 nS VPP Setup to CE Going High ⁽¹⁾ tevel 90 60 60 60 nS Address Setup to CE Going High tavel 90 60 60 60 nS Data Setup to CE Going High tevel 90 60 60 60 nS Data Hold Time from CE High tevel 90 60 60 60 nS Address Hold Time from CE High tenax 0 0 0 0 nS Duration of Word Write Operation ⁽¹⁾ (x32) tenax | Parameter | Symbol JEDEC | Vcc | .3V ; ⁽²⁾ bical | +4.5V to +5.5V Vcc | | | | | Units | |
|--|--|-----------------|-----|----------------------------------|--------------------|-----|-----|-----|-----|-------|-----|
| Write Cycle Time tavav 120 80 100 120 nS RP High Recovery to CE Low tPHEL 1.5 .45 .45 .45 .45 .45 WE Setup to CE Going Low twLEL 0 0 0 0 0 nS Boot Block Unlock Setup to CE Going High ⁽¹⁾ tPHHEH 200 100 100 100 nS VPP Setup to CE Going High ⁽¹⁾ tVPEH 200 100 100 100 nS Address Setup to CE Going High ⁽¹⁾ tVPEH 200 100 100 nS Data Setup to CE Going High tAVEH 90 60 60 60 nS Data Setup to CE Going High tbVEH 70 60 60 60 nS Data Setup to CE High tELEH 90 60 60 60 nS Data Hold Time from CE High tEHAX 0 0 0 0 nS Address Hold Time from CE High tEHAX 0 0 <td< th=""><th></th><th>Standard</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<> | | Standard | | | | | | | | | |
| RP High Recovery to CE Low tPHEL 1.5 .45 .45 μS WE Setup to CE Going Low twLEL 0 0 0 0 0 ns Boot Block Unlock Setup to CE Going High ⁽¹⁾ tPHHEH 200 100 100 100 ns VPP Setup to CE Going High ⁽¹⁾ tPHHEH 200 100 100 no ns Address Setup to CE Going High taveH 90 60 60 60 ns Data Setup to CE Going High taveH 90 60 60 60 ns Data Setup to CE Going High tbvEH 70 60 60 60 ns Data Setup to CE High teLeH 90 60 60 60 ns Data Hold Time from CE High teHax 0 0 0 0 ns Address Hold Time from CE High teHax 0 0 0 0 ns CE Pulse Width High teHevH 0 0 0 0 | | | | Мах | | Мах | | Мах | | Max | |
| Integrit Reserve Integrit Integrit <td>Write Cycle Time</td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>120</td> <td></td> <td>-</td> | Write Cycle Time | | - | | | | | | 120 | | - |
| Interview Interview <thinterview< th=""> Interview <thinterview< th=""> <thinterview< th=""> <thin< td=""><td>RP High Recovery to CE Low</td><td>TPHEL</td><td>1.5</td><td></td><td>.45</td><td></td><td>.45</td><td></td><td>.45</td><td></td><td>μS</td></thin<></thinterview<></thinterview<></thinterview<> | RP High Recovery to CE Low | TPHEL | 1.5 | | .45 | | .45 | | .45 | | μS |
| VPP Setup to CE Going High ⁽¹⁾ tvPEH 200 100 100 100 ns Address Setup to CE Going High ⁽¹⁾ tvPEH 200 100 100 100 ns Address Setup to CE Going High ⁽¹⁾ taveH 90 60 60 60 ns Data Setup to CE Going High tbvEH 70 60 60 60 ns Data Setup to CE Going High tbvEH 70 60 60 60 ns Data Setup to CE High teLEH 90 60 60 60 ns Data Hold Time from CE High teLEH 90 0 0 0 ns Address Hold Time from CE High teHAx 0 0 0 0 ns WE Hold Time from CE High teHewH 0 0 0 0 ns Duration of Word Write Operation ⁽¹⁾ (x32) teHevH 6 6 6 μμS Duration of Erase Operation (Boot) ⁽¹⁾ teHov1 6 6 0.3 <td< td=""><td>WE Setup to CE Going Low</td><td>twlel</td><td>0</td><td></td><td>0</td><td></td><td>0</td><td></td><td>0</td><td></td><td>nS</td></td<> | WE Setup to CE Going Low | twlel | 0 | | 0 | | 0 | | 0 | | nS |
| Address Setup to CE Going High taven 90 60 60 60 60 ns Data Setup to CE Going High tbveH 70 60 60 60 ns CE Pulse Width teLeH 90 60 60 60 60 ns Data Hold Time from CE High teLeH 90 60 60 60 ns Address Hold Time from CE High teHbx 0 0 0 0 ns Address Hold Time from CE High teHbx 0 0 0 0 ns WE Hold Time from CE High teHext 0 0 0 0 ns WE Hold Time from CE High teHext 0 0 0 ns CE Pulse Width High teHext 20 20 20 ns Duration of Word Write Operation (1) (x32) teHev1 6 6 6 µµs Duration of Erase Operation (Boot) (1) teHov2 0.3 0.3 0.3 0.3 0.3 0.3 Duration of Erase Operation (Main) (1) teHov4 0.6 0.6 | Boot Block Unlock Setup to \overline{CE} Going High ⁽¹⁾ | tрннен | 200 | | 100 | | 100 | | 100 | | nS |
| Data Setup to CE Going High toven 70 60 60 60 60 ns Data Setup to CE Going High toven 70 60 60 60 60 ns CE Pulse Width telen 90 60 60 60 60 ns Data Hold Time from CE High tenex 0 0 0 0 0 ns Address Hold Time from CE High tenax 0 0 0 0 ns WE Hold Time from CE High tenax 0 0 0 0 ns CE Pulse Width High tenax 0 0 0 0 ns Duration of Word Write Operation ⁽¹⁾ (x32) tenav1 6 6 6 μs Duration of Erase Operation (Boot) ⁽¹⁾ tenav2 0.3 0.3 0.3 0.3 0.3 0.3 Duration of Erase Operation (Parameter) ⁽¹⁾ tenav4 0.6 0.6 0.6 0.6 Sec Duration of Erase Operation (Main) ⁽¹⁾ tenav4 0.6 0.6 0.6 Sec VPP Hold from Val | VPP Setup to CE Going High ⁽¹⁾ | tvpeh | 200 | | 100 | | 100 | | 100 | | nS |
| CE Pulse Width teleH 90 60 60 60 60 ns Data Hold Time from CE High teHDx 0 0 0 0 0 0 ns Address Hold Time from CE High teHDx 0 0 0 0 0 ns ME Hold Time from CE High teHAx 0 0 0 0 ns WE Hold Time from CE High teHax 0 0 0 0 ns CE Pulse Width High teHex 20 20 20 20 ns Duration of Word Write Operation (1) (x32) teHev1 6 6 6 6 μs Duration of Erase Operation (Boot) (1) teHov2 0.3 0.3 0.3 0.3 Sec Duration of Erase Operation (Main) (1) teHov3 0.3 0.3 0.3 0.3 Sec Duration of Erase Operation (Main) (1) teHov4 0.6 0.6 0.6 Sec VPP Hold from Valid SRD (1) teNovL 0< | Address Setup to CE Going High | taven | 90 | | 60 | | 60 | | 60 | | nS |
| Data Hold Time from CE High tehbx 0 0 0 0 0 ns Address Hold Time from CE High tehbx 0 0 0 0 0 0 ns Met Hold Time from CE High tehbx 0 0 0 0 0 ns WE Hold Time from CE High tehwh 0 0 0 0 ns CE Pulse Width High teheL 20 20 20 20 ns Duration of Word Write Operation ⁽¹⁾ (x32) tehev1 6 6 6 6 μs Duration of Erase Operation (Boot) ⁽¹⁾ tehev2 0.3 0.3 0.3 0.3 Sec Duration of Erase Operation (Parameter) ⁽¹⁾ tehev3 0.3 0.3 0.3 Sec Duration of Erase Operation (Main) ⁽¹⁾ tehev4 0.6 0.6 0.6 Sec VPP Hold from Valid SRD ⁽¹⁾ tewvL 0 0 0 0 ns | Data Setup to CE Going High | tdveн | 70 | | 60 | | 60 | | 60 | | nS |
| Address Hold Time from CE High teHAx 0 0 0 0 0 ns WE Hold Time from CE High teHAx 0 0 0 0 0 ns WE Hold Time from CE High teHwH 0 0 0 0 ns CE Pulse Width High teHeL 20 20 20 20 ns Duration of Word Write Operation ⁽¹⁾ (x32) teHev1 6 6 6 6 μs Duration of Erase Operation (Boot) ⁽¹⁾ teHov2 0.3 0.3 0.3 0.3 sec Duration of Erase Operation (Parameter) ⁽¹⁾ teHov3 0.3 0.3 0.3 sec Duration of Erase Operation (Main) ⁽¹⁾ teHov4 0.6 0.6 0.6 sec Duration of Erase Operation (Main) ⁽¹⁾ teHov4 0.6 0.6 0.6 sec | CE Pulse Width | teleh | 90 | | 60 | | 60 | | 60 | | nS |
| WE Hold Time from CE High teHwH 0 0 0 0 0 0 ns CE Pulse Width High teHwH 0 0 0 0 ns Duration of Word Write Operation ⁽¹⁾ (x32) teHev1 6 6 6 6 6 μs Duration of Erase Operation (Boot) ⁽¹⁾ teHev2 0.3 0.3 0.3 0.3 Sec Duration of Erase Operation (Parameter) ⁽¹⁾ teHev3 0.3 0.3 0.3 Sec Duration of Erase Operation (Main) ⁽¹⁾ teHev4 0.6 0.6 0.6 Sec VPP Hold from Valid SRD ⁽¹⁾ teVvL 0 0 0 ns | Data Hold Time from CE High | tehdx | 0 | | 0 | | 0 | | 0 | | nS |
| The Hold Hind Hold ViewTenderTenderTenderTenderTenderTender \overline{CE} Pulse Width Hightendertender202020nSDuration of Word Write Operation (1) (x32)tender66666Duration of Erase Operation (Boot) (1)tender0.30.30.30.3SecDuration of Erase Operation (Parameter) (1)tender0.30.30.30.3SecDuration of Erase Operation (Main) (1)tender0.60.60.6SecVPP Hold from Valid SRD (1)tender000nS | Address Hold Time from CE High | TEHAX | 0 | | 0 | | 0 | | 0 | | nS |
| Duration of Word Write Operation ⁽¹⁾ (x32) tEHqv1 6 6 6 6 μS Duration of Word Write Operation (Boot) ⁽¹⁾ tEHqv1 6 6 6 6 μS Duration of Erase Operation (Boot) ⁽¹⁾ tEHqv2 0.3 0.3 0.3 0.3 Sec Duration of Erase Operation (Parameter) ⁽¹⁾ tEHqv3 0.3 0.3 0.3 Sec Duration of Erase Operation (Main) ⁽¹⁾ tEHqv4 0.6 0.6 0.6 Sec VPP Hold from Valid SRD ⁽¹⁾ tqvvL 0 0 0 NS | WE Hold Time from CE High | tенwн | 0 | | 0 | | 0 | | 0 | | nS |
| Duration of Erase Operation (Boot) (1) tEHqv2 0.3 0.3 0.3 0.3 0.3 Sec Duration of Erase Operation (Parameter) (1) tEHqv2 0.3 0.3 0.3 0.3 0.3 Sec Duration of Erase Operation (Parameter) (1) tEHqv3 0.3 0.3 0.3 0.3 Sec Duration of Erase Operation (Main) tEHqv4 0.6 0.6 0.6 Sec VPP Hold from Valid SRD ⁽¹⁾ tqvvL 0 0 0 nS | CE Pulse Width High | TEHEL | 20 | | 20 | | 20 | | 20 | | nS |
| Duration of Erase Operation (Parameter) (1) tEHQV3 0.3 0.3 0.3 0.3 0.3 Sec Duration of Erase Operation (Main) (1) tEHQV4 0.6 0.6 0.6 0.6 Sec VPP Hold from Valid SRD ⁽¹⁾ tQVVL 0 0 0 0 nS | Duration of Word Write Operation ⁽¹⁾ (x32) | tehqv1 | 6 | | 6 | | 6 | | 6 | | μS |
| Duration of Erase Operation (Main) ⁽¹⁾ tеноv4 0.6 0.6 0.6 0.6 Sec VPP Hold from Valid SRD ⁽¹⁾ tovvL 0 0 0 0 ns | Duration of Erase Operation (Boot) ⁽¹⁾ | tehqv2 | 0.3 | | 0.3 | | 0.3 | | 0.3 | | Sec |
| VPP Hold from Valid SRD ⁽¹⁾ tqvvL 0 0 0 0 nS | Duration of Erase Operation (Parameter) ⁽¹⁾ | tehqv3 | 0.3 | | 0.3 | | 0.3 | | 0.3 | | Sec |
| | | tehqv4 | 0.6 | | 0.6 | | 0.6 | | 0.6 | | Sec |
| RP Vнн Hold from Valid SRD ⁽¹⁾ tqvpн 0 0 0 nS | VPP Hold from Valid SRD ⁽¹⁾ | tqvv∟ | 0 | | 0 | | 0 | | 0 | | nS |
| | RP Vнн Hold from Valid SRD ⁽¹⁾ | tqvpн | 0 | | 0 | | 0 | | 0 | | nS |
| Boot Block Lock Delay ⁽¹⁾ tрнвк 200 100 100 nS | Boot Block Lock Delay ⁽¹⁾ | tрнвr | | 200 | | 100 | | 100 | | 100 | nS |

(TA = -55°C to +125°C, Vcc = +4.5V to + 5.5V(5V Operation), or +3.0V to +3.6V(3.3V Operation), Unless otherwise specified)

NOTES:

1. Sampled, but not 100% tested.

2. Performance at Vcc = +4.5V to +5.5V is guaranteed. Performance at Vcc = +3.3V is typical (Not Tested).

AC Characteristics – Read Only Operations

(TA = -55°C to +125°C, Vcc = +4.5V to + 5.5V(5V Operation), or +3.0V to +3.6V(3.3V Operation), Unless otherwise specified)


| Parameter | Symbol JEDEC | +3.3V Vcc ⁽²⁾ Typical | | +4.5V to +5.5V Vcc | | | | | | Units |
|--|-----------------|--|------------|--------------------|-----------|-----|---------------|-----|------------|-------|
| | Standard | | DnS Max | | nS Max | | 00nS n Max | | DnS Max | |
| Read Cycle Time | tavav | 120 | Inax | 80 | max | 100 | - max | 120 | max | nS |
| Address to Output Delay | tavqv | | 120 | | 80 | | 100 | | 120 | nS |
| CE to Output Delay | telqv | | 120 | | 80 | | 100 | | 120 | nS |
| RP to Output Delay | tрнqv | | 1.5 | | .45 | | .45 | | .45 | μS |
| OE to Output Delay | tg∟qv | | 65 | | 40 | | 40 | | 40 | nS |
| CE to Output in Low Z ⁽¹⁾ | telqx | 0 | | 0 | | 0 | | 0 | | nS |
| CE to Output in High Z ⁽¹⁾ | tенqz | | 55 | | 30 | | 30 | | 30 | nS |
| OE to Output in Low Z ⁽¹⁾ | tg∟qx | 0 | | 0 | | 0 | | 0 | | nS |
| OE to Output in High Z ⁽¹⁾ | tgнqz | | 45 | | 30 | | 30 | | 30 | nS |
| Output Hold from Address, CE, or OE Change, Whichever Occurs First ⁽¹⁾ | toн | 0 | | 0 | | 0 | | 0 | | nS |

Notes:

1. Guaranteed by design, but not tested.

2. Performance at Vcc = +4.5V to +5.5V is guaranteed. Performance at Vcc = +3.3V is typical (Not Tested).

AC Test Circuit




| Test Configuration | C∟ (pF) | R1 (Ω) | R2 (Ω) |
|--------------------|------------|-----------|--------------------------|
| 3.3V Standard Test | 50 | 990 | 770 |
| 5V Standard Test | 50 | 580 | 390 |


Test Configuration Component Values

NOTES: CL includes jig capacitance.

| Parameter | Typical | Units |
|---|---------|-------|
| Input Pulse Level | 0-3.0 | V |
| Input Rise and Fall | 5 | nS |
| Input and Output Timing Reference Level | 1.5 | V |

AC Waveforms for Write and Erase Operations, WE Controlled






RP

tPHQV

| | 68 F | Pins — Du | ual-Cavity CC | FP (Stand | ard Configura | ation) | |
|-------|-------------|-----------|---------------|-----------|---------------|--------|----------|
| Pin # | Function | Pin # | Function | Pin # | Function | Pin # | Function |
| 1 | GND | 18 | GND | 35 | ŌĒ | 52 | GND |
| 2 | <u>CE</u> 3 | 19 | I/O8 | 36 | CE2 | 53 | I/O23 |
| 3 | A5 | 20 | I/O9 | 37 | A17 | 54 | I/O22 |
| 4 | A4 | 21 | I/O10 | 38 | WP | 55 | I/O21 |
| 5 | Аз | 22 | I/O11 | 39 | NC | 56 | I/O20 |
| 6 | A2 | 23 | I/O12 | 40 | NC | 57 | I/O19 |
| 7 | A1 | 24 | I/O13 | 41 | A18 | 58 | I/O18 |
| 8 | Ao | 25 | I/O14 | 42 | A19 | 59 | I/O17 |
| 9 | RP | 26 | I/O15 | 43 | Vpp | 60 | I/O16 |
| 10 | I/Oo | 27 | Vcc | 44 | I/O31 | 61 | Vcc |
| 11 | I/O1 | 28 | A11 | 45 | I/O30 | 62 | A10 |
| 12 | I/O2 | 29 | A12 | 46 | I/O29 | 63 | A9 |
| 13 | I/O3 | 30 | A13 | 47 | I/O28 | 64 | A8 |
| 14 | I/O4 | 31 | A14 | 48 | I/O27 | 65 | A7 |
| 15 | I/O5 | 32 | A15 | 49 | I/O26 | 66 | A6 |
| 16 | I/O6 | 33 | A16 | 50 | I/O25 | 67 | WE |
| 17 | I/O7 | 34 | CE1 | 51 | I/O24 | 68 | CE4 |

Pin Numbers & Functions

Consult Factory for Special order *(Optional Configuration)*: Pin 38 - WE2, Pin 39 - WE3, Pin 40 - WE4 and Pin 67 - WE1






Ordering Information

| Model Number | Screening | Speed | Package |
|--------------------|---|--------|---------|
| ACT-F1M32B-080F14C | Commercial (0°C to +70°C) | 80 nS | CQFP |
| ACT-F1M32B-100F14C | Commercial (0°C to +70°C) | 100 nS | CQFP |
| ACT-F1M32B-120F14C | Commercial (0°C to +70°C) | 120 nS | CQFP |
| ACT-F1M32B-080F14I | Industrial (-40°C to +85°C) | 80 nS | CQFP |
| ACT-F1M32B-100F14I | Industrial (-40°C to +85°C) | 100 nS | CQFP |
| ACT-F1M32B-120F14I | Industrial (-40°C to +85°C) | 120 nS | CQFP |
| ACT-F1M32B-080F14M | Military (-55°C to +125°C) | 80 nS | CQFP |
| ACT-F1M32B-100F14M | Military (-55°C to +125°C) | 100 nS | CQFP |
| ACT-F1M32B-120F14M | Military (-55°C to +125°C) | 120 nS | CQFP |
| ACT-F1M32B-080F14Q | DESC Drawing Pending MIL-PRF-38534 Compliant | 80 nS | CQFP |
| ACT-F1M32B-100F14Q | DESC Drawing Pending MIL-PRF-38534 Compliant | 100 nS | CQFP |
| ACT-F1M32B-120F14Q | DESC Drawing Pending MIL-PRF-38534 Compliant | 120 nS | CQFP |

Part Number Breakdown



Aeroflex Circuit Technology 35 South Service Road Plainview New York 11830 www.aeroflex.com/act1.htm

Telephone: (516) 694-6700 FAX: (516) 694-6715 Toll Free Inquiries: (800) 843-1553 E-Mail: sales-act@aeroflex.com