





- ▼ Low on-resistance
- ▼ Capable of 2.5V gate drive
- ▼ Surface mount package



| | |
|--------------|------|
| BV_{DSS} | 16V |
| $R_{DS(ON)}$ | 27mΩ |
| I_D | 7A |

Description

The Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.



Absolute Maximum Ratings

| Symbol | Parameter | Rating | Units |
|------------------------|---------------------------------------|------------|-------|
| V_{DS} | Drain-Source Voltage | 16 | V |
| V_{GS} | Gate-Source Voltage | ±12 | V |
| $I_D @ T_A=25^\circ C$ | Continuous Drain Current ³ | 7 | A |
| $I_D @ T_A=70^\circ C$ | Continuous Drain Current ³ | 5.6 | A |
| I_{DM} | Pulsed Drain Current ¹ | 20 | A |
| $P_D @ T_A=25^\circ C$ | Total Power Dissipation | 2 | W |
| | Linear Derating Factor | 0.016 | W/°C |
| T_{STG} | Storage Temperature Range | -55 to 150 | °C |
| T_J | Operating Junction Temperature Range | -55 to 150 | °C |

Thermal Data

| Symbol | Parameter | Value | Unit |
|-------------|--|-----------|------|
| R_{thj-a} | Thermal Resistance Junction-ambient ³ | Max. 62.5 | °C/W |



Electrical Characteristics @T_j=25°C(unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|-------------------------------------|---|--|------|------|------|-------|
| BV _{DSS} | Drain-Source Breakdown Voltage | V _{GS} =0V, I _D =250uA | 16 | - | - | V |
| ΔBV _{DSS} /ΔT _j | Breakdown Voltage Temperature Coefficient | Reference to 25°C, I _D =1mA | - | 0.01 | - | V/°C |
| R _{DS(ON)} | Static Drain-Source On-Resistance ² | V _{GS} =4.5V, I _D =6A | - | - | 27 | mΩ |
| | | V _{GS} =2.5V, I _D =5A | - | - | 40 | mΩ |
| V _{GS(th)} | Gate Threshold Voltage | V _{DS} =V _{GS} , I _D =250uA | - | - | 1.2 | V |
| g _{fs} | Forward Transconductance | V _{DS} =5V, I _D =6A | - | 13 | - | S |
| I _{DSS} | Drain-Source Leakage Current (T _j =25°C) | V _{DS} =16V, V _{GS} =0V | - | - | 1 | uA |
| | Drain-Source Leakage Current (T _j =70°C) | V _{DS} =12V, V _{GS} =0V | - | - | 25 | uA |
| I _{GSS} | Gate-Source Leakage | V _{GS} =±12V | - | - | ±10 | uA |
| Q _g | Total Gate Charge ² | I _D =6A | - | 14 | 22 | nC |
| Q _{gs} | Gate-Source Charge | V _{DS} =10V | - | 1.4 | - | nC |
| Q _{gd} | Gate-Drain ("Miller") Charge | V _{GS} =4.5V | - | 7 | - | nC |
| t _{d(on)} | Turn-on Delay Time ² | V _{DS} =10V | - | 10 | - | ns |
| t _r | Rise Time | I _D =1A | - | 13 | - | ns |
| t _{d(off)} | Turn-off Delay Time | R _G =3.3Ω, V _{GS} =10V | - | 26 | - | ns |
| t _f | Fall Time | R _D =10Ω | - | 8 | - | ns |
| C _{iss} | Input Capacitance | V _{GS} =0V | - | 420 | 670 | pF |
| C _{oss} | Output Capacitance | V _{DS} =16V | - | 280 | - | pF |
| C _{rss} | Reverse Transfer Capacitance | f=1.0MHz | - | 120 | - | pF |
| R _g | Gate Resistance | f=1.0MHz | - | 3 | - | Ω |

Source-Drain Diode

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|-----------------|---------------------------------|---|------|------|------|-------|
| V _{SD} | Forward On Voltage ² | I _S =1.7A, V _{GS} =0V | - | - | 1.2 | V |

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse width ≤300us , duty cycle ≤2%.
- 3.Surface mounted on 1 in2 copper pad of FR4 board , t <10sec ; 135 °C/W when mounted on Min. copper pad.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform