





- ▼ Low on-resistance
- ▼ Capable of 2.5V gate drive
- ▼ Surface mount package



$BV_{DSS}$	16V
$R_{DS(ON)}$	27mΩ
$I_D$	7A

## Description

The Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.



## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	16	V
$V_{GS}$	Gate-Source Voltage	$\pm 12$	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current <sup>3</sup>	7	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current <sup>3</sup>	5.6	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	20	A
$P_D @ T_A = 25^\circ C$	Total Power Dissipation	2	W
	Linear Derating Factor	0.016	W/°C
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

## Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-a}$	Thermal Resistance Junction-ambient <sup>3</sup>	Max.	62.5 °C/W



## Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ , $I_D=250\mu\text{A}$	16	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}$ , $I_D=1\text{mA}$	-	0.01	-	$\text{V}/^\circ\text{C}$
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=4.5\text{V}$ , $I_D=6\text{A}$	-	-	27	$\text{m}\Omega$
		$V_{\text{GS}}=2.5\text{V}$ , $I_D=5\text{A}$	-	-	40	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$ , $I_D=250\mu\text{A}$	-	-	1.2	V
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=5\text{V}$ , $I_D=6\text{A}$	-	13	-	S
$I_{\text{DSS}}$	Drain-Source Leakage Current ( $T_j=25^\circ\text{C}$ )	$V_{\text{DS}}=16\text{V}$ , $V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
	Drain-Source Leakage Current ( $T_j=70^\circ\text{C}$ )	$V_{\text{DS}}=12\text{V}$ , $V_{\text{GS}}=0\text{V}$	-	-	25	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Source Leakage	$V_{\text{GS}}=\pm 12\text{V}$	-	-	$\pm 10$	$\mu\text{A}$
$Q_g$	Total Gate Charge <sup>2</sup>	$I_D=6\text{A}$	-	14	22	nC
$Q_{\text{gs}}$	Gate-Source Charge		-	1.4	-	nC
$Q_{\text{gd}}$	Gate-Drain ("Miller") Charge		-	7	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time <sup>2</sup>	$V_{\text{DS}}=10\text{V}$	-	10	-	ns
$t_r$	Rise Time	$I_D=1\text{A}$	-	13	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_G=3.3\Omega$ , $V_{\text{GS}}=10\text{V}$	-	26	-	ns
$t_f$	Fall Time	$R_D=10\Omega$	-	8	-	ns
$C_{\text{iss}}$	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	420	670	pF
$C_{\text{oss}}$	Output Capacitance	$V_{\text{DS}}=16\text{V}$	-	280	-	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance	f=1.0MHz	-	120	-	pF
$R_g$	Gate Resistance	f=1.0MHz	-	3	-	$\Omega$

## Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{\text{SD}}$	Forward On Voltage <sup>2</sup>	$I_S=1.7\text{A}$ , $V_{\text{GS}}=0\text{V}$	-	-	1.2	V

## Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$ .
- 3.Surface mounted on 1 in2 copper pad of FR4 board ,  $t < 10\text{sec}$  ;  $135^\circ\text{C}/\text{W}$  when mounted on Min. copper pad.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Temperature




Fig 5. Forward Characteristic of Reverse Diode







Fig 6. Gate Threshold Voltage v.s. Junction Temperature




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**



**Fig 10. Effective Transient Thermal Impedance**



**Fig 11. Transfer Characteristics**



**Fig 12. Gate Charge Waveform**