

# MOS INTEGRATED CIRCUIT $\mu$ PD442000A-X

# 2M-BIT CMOS STATIC RAM 256K-WORD BY 8-BIT EXTENDED TEMPERATURE OPERATION

#### **Description**

The  $\mu$ PD442000A-X is a high speed, low power, 2,097,152 bits (262,144 words by 8 bits) CMOS static RAM.

The  $\mu$ PD442000A-X has two chip enable pins (/CE1, CE2) to extend the capacity. And battery backup is available.

★ The  $\mu$ PD442000A-X is packed in 32-pin PLASTIC TSOP (I) (Normal bent) and 32-pin PLASTIC TSOP (I) (Reverse bent).

#### **Features**

• 262,144 words by 8 bits organization

• Fast access time: 55, 70, 85, 100, 120 ns (MAX.)

• Low voltage operation: Vcc = 2.7 to 3.6 V (-BB55X, -BB70X, -BB85X)

Vcc = 2.2 to 3.6 V (-BC70X, -BC85X, -BC10X)

Vcc = 1.8 to 2.2 V (-DD85X, -DD10X, -DD12X)

• Low Vcc data retention: 1.0 V (MIN.)

• Operating ambient temperature : T<sub>A</sub> = −25 to +85 °C

• Output Enable input for easy application

• Two Chip Enable inputs: /CE1, CE2

μPD442000A	Access time	Operating supply	Operating ambient	Supply current			
	ns (MAX.)	voltage	temperature	At operating At standby		At data retention	
		V	°C	mA (MAX.)	μA (MAX.)	μΑ (MAX.)	
-BB55X, -BB70X, -BB85X	55, 70, 85	2.7 to 3.6	-25 to +85	30 Note	2	1	
-BC70X, -BC85X, -BC10X	70, 85, 100	2.2 to 3.6		30			
-DD85X, -DD10X, -DD12X	85, 100, 120	1.8 to 2.2		15	1.5		

Note Cycle time ≥ 70 ns, -BB55X : 35 mA

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


# **Ordering Information**

	Part number	Package	Access time	Operating	Operating
			ns (MAX.)	supply voltage	temperature
				V	°C
	μPD442000AGU-BB55X-9JH	32-pin PLASTIC TSOP (I)	55	2.7 to 3.6	−25 to +85
	μPD442000AGU-BB70X-9JH	(8×13.4) (Normal bent)	70		
	μPD442000AGU-BB85X-9JH		85		
	μPD442000AGU-BC70X-9JH		70	2.2 to 3.6	
	μPD442000AGU-BC85X-9JH		85		
	μPD442000AGU-BC10X-9JH		100		
	μPD442000AGU-DD85X-9JH		85	1.8 to 2.2	
	μPD442000AGU-DD10X-9JH		100		
	μPD442000AGU-DD12X-9JH		120		
*	μPD442000AGU-BB55X-9KH	32-pin PLASTIC TSOP (I)	55	2.7 to 3.6	
*	μPD442000AGU-BB70X-9KH	(8×13.4) (Reverse bent)	70		
*	μPD442000AGU-BB85X-9KH		85		
*	μPD442000AGU-BC70X-9KH		70	2.2 to 3.6	
*	μPD442000AGU-BC85X-9KH		85		
*	μPD442000AGU-BC10X-9KH		100		
*	μPD442000AGU-DD85X-9KH		85	1.8 to 2.2	
*	μPD442000AGU-DD10X-9KH		100		
*	μPD442000AGU-DD12X-9KH		120		

#### **Pin Configurations**

/xxx indicates active low signal.

# 32-pin PLASTIC TSOP (I) (8×13.4) (Normal bent) $[ \mu PD442000AGU-9JH ]$



A0 to A17 : Address inputs

I/O1 to I/O8 : Data inputs / outputs
/CE1, CE2 : Chip Enable 1, 2
/WE : Write Enable
/OE : Output Enable
Vcc : Power supply
GND : Ground

Remark Refer to Package Drawings for the 1-pin index mark.

Data Sheet M14669EJ7V0DS 3

# 32-pin PLASTIC TSOP (I) (8×13.4) (Reverse bent) $[~\mu \text{PD442000AGU-9KH}~]$

	Marking Side		
/OE O → A10 O → /CE1 O → I/O8 O → I/O7 O → I/O6 O →	Marking Side  32 1 31 2 30 3 29 4 28 5 27 6	<b>*</b> C	A11 A9 A8 A13 (WE) CE2
I/O5 O → I/O4 O → GND O → I/O3 O → I/O2 O → I/O1	26 7 25 8 24 9 23 10 22 11 21 12	- C	A15 Vcc A17 A16 A14 A14
A0 O → A1 O → A2 O → A3 O →	20       13         19       14         18       15         17       16	<b>←</b> C	A7 A6 A5 A4

A0 to A17 : Address inputs

I/O1 to I/O8 : Data inputs / outputs


/CE1, CE2 : Chip Enable 1, 2

/WE : Write Enable/OE : Output EnableVcc : Power supply

GND : Ground

**Remark** Refer to **Package Drawings** for the 1-pin index mark.

# **Block Diagram**



#### **Truth Table**

/CE1	CE2	/OE	/WE	Mode	I/O	Supply current
Н	×	×	×	Not selected	High-Z	Isв
×	L	×	×	Not selected	High-Z	
L	Н	Н	Н	Output disable	High-Z	ICCA
L	Н	L	Н	Read	<b>D</b> оит	
L	Н	×	L	Write	Din	

Remark ×: VIH or VIL

Data Sheet M14669EJ7V0DS 5

#### **Electrical Specifications**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rat	Rating					
			-BB55X, -BB70X, -BB85X	-DD85X, -DD10X, -DD12X					
			-BC70X, -BC85X, -BC10X						
Supply voltage	Vcc		-0.5 <sup>Note</sup> to +4.0	-0.5 Note to +2.7	V				
Input / Output voltage	VT		-0.5 Note to Vcc+0.4 (4.0 V MAX.)	-0.5 Note to Vcc+0.4 (2.7 V MAX.)	V				
Operating ambient temperature	TA		-25 to +85	−25 to +85	°C				
Storage temperature	Tstg		-55 to +125	-55 to +125	°C				

Note -3.0 V (MIN.) (Pulse width: 30 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### **Recommended Operating Conditions**

Parameter	Symbol	Condition	-BB55X,-BB	70X,-BB85X	-BC70X,-BC	85X,-BC10X	-DD85X,-DD	10X,-DD12X	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		2.7	3.6	2.2	3.6	1.8	2.2	V
High level input voltage	VIH	2.7 V ≤ Vcc ≤ 3.6 V	2.4	Vcc+0.4	2.4	Vcc+0.4	-	-	V
		2.2 V ≤ Vcc < 2.7 V	ı	-	2.0	Vcc+0.3	-	-	
		1.8 V ≤ Vcc < 2.2 V	-	-	_	-	1.6	Vcc+0.2	
Low level input voltage	VIL		-0.3 Note	+0.5	-0.3 Note	+0.4	-0.2 Note	+0.2	V
Operating ambient	TA		-25	+85	-25	+85	-25	+85	°C
temperature									

Note -1.0 V (MIN.) (Pulse width: 20 ns)

# Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	Vin = 0 V			8	pF
Input / Output capacitance	CI/O	V//O = 0 V			10	pF

Remarks 1. Vin: Input voltage

Vi/o: Input / Output voltage

2. These parameters are not 100% tested.



# DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

Parameter	Symbol	Test con	dition	-BB55	X, -BB70X, -	Unit	
				MIN.	TYP.	MAX.	
Input leakage current	lu	Vin = 0 V to Vcc		-1.0		+1.0	μΑ
I/O leakage current	ILO	V <sub>I/O</sub> = 0 V to Vcc, /CE1 =	V <sub>IH</sub> or	-1.0		+1.0	μΑ
		CE2 = VIL or /WE = VIL o	r /OE = ViH				
Operating supply current	ICCA1	/CE1 = VIL, CE2 = VIH,	Cycle time = 55 ns		-	35	mA
		Minimum cycle time,	Cycle time ≥ 70 ns		-	30	
		I <sub>1/O</sub> = 0 mA					
	Icca2	/CE1 = VIL, CE2 = VIH,			-	4	
		Cycle time = ∞, I <sub>1/0</sub> = 0 n	nA				
	Іссаз	/CE1 ≤ 0.2 V, CE2 ≥ Vcc	- 0.2 V,		-	4	
		Cycle time = 1 $\mu$ s, I <sub>VO</sub> = 0	) mA,				
		$V_{IL} \le 0.2 \text{ V}, \text{ V}_{IH} \ge V_{CC} - 0$	.2 V				
Standby supply current	Isb	/CE1 = VIH or CE2 = VIL			_	0.35	mA
	I <sub>SB1</sub>	/CE1 ≥ Vcc - 0.2 V, CE2	≥ Vcc – 0.2 V		0.1	2	μΑ
	I <sub>SB2</sub>	CE2 ≤ 0.2 V			0.1	2	
High level output voltage	Vон	Iон = −0.5 mA		2.4			V
Low level output voltage	Vol	IoL = 1.0 mA				0.4	V

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage

2. These DC characteristics are in common regardless of product classification.



# DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

Parameter	Symbol	Test condition	n	-BC70X	, -BC85X,	-BC10X	-DD85X	, -DD10X	, -DD12X	Unit
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	lu	V <sub>IN</sub> = 0 V to V <sub>CC</sub>		-1.0		+1.0	-1.0		+1.0	μΑ
I/O leakage current	ILO	V <sub>I</sub> /o = 0 V to Vcc, /CE1 =	/vo = 0 V to Vcc, /CE1 = ViH or				-1.0		+1.0	μΑ
		CE2 = V <sub>IL</sub> or /WE = V <sub>IL</sub> o	r /OE = ViH							
Operating supply current	ICCA1	/CE1 = V <sub>IL</sub> , CE2 = V <sub>IH</sub> ,			_	30		_	_	mA
		Minimum cycle time,	Vcc ≤ 2.7 V		_	25		_	_	
		I <sub>1</sub> /o = 0 mA	Vcc ≤ 2.2 V		_	_		_	15	
	ICCA2	/CE1 = V <sub>IL</sub> , CE2 = V <sub>IH</sub> ,			-	4		-	-	
		Cycle time = $\infty$ ,	Vcc ≤ 2.7 V		-	2		-	-	
		I <sub>1/0</sub> = 0 mA	Vcc ≤ 2.2 V		_	_		-	1	
	Іссаз	CE1 = V <sub>IL</sub> , CE2 = V <sub>IH</sub> ,		4		_	_			
		Cycle time = 1 $\mu$ s, I <sub>V</sub> o = 0	) mA,							
		$V_{IL} \leq 0.2 V$ ,	Vcc ≤ 2.7 V		_	3		-	_	
		V <sub>IH</sub> ≥ V <sub>CC</sub> − 0.2 V	Vcc ≤ 2.2 V		_	_		_	3	
Standby supply current	Isв	/CE1 = VIH or CE2 = VIL			_	0.35		-	_	mA
			Vcc ≤ 2.7 V		-	0.35		-	-	
			Vcc ≤ 2.2 V		-	_		-	0.35	
	I <sub>SB1</sub>	/CE1 ≥ Vcc - 0.2 V,			0.1	2		-	-	μΑ
		CE2 ≥ Vcc - 0.2 V	Vcc ≤ 2.7 V		0.08	2		-	-	
			Vcc ≤ 2.2 V		_	_		0.05	1.5	
	IsB2	CE2 ≤ 0.2 V			0.1	2		_	_	
			Vcc ≤ 2.7 V		0.08	2		_	_	
			Vcc ≤ 2.2 V		_	_		0.05	1.5	
High level output voltage	Vон	Iон = -0.5 mA		2.4			_			V
			Vcc ≤ 2.7 V	1.8			_			
			Vcc ≤ 2.2 V	-			1.5			
Low level output voltage	Vol	IoL = 1.0 mA	•			0.4			-	V
			Vcc ≤ 2.7 V			0.4			-	
			Vcc ≤ 2.2 V			_			0.4	

Remarks 1. VIN: Input voltage


Vi/o: Input / Output voltage

2. These DC characteristics are in common regardless of product classification.


#### **AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)**

#### **AC Test Conditions**

Input Waveform (Rise and Fall Time ≤ 5 ns)



#### **Output Waveform**



# **Output Load**

[-BB55X,-BB70X,-BB85X]

1TTL + 50 pF

[-BC70X, -BC85X, -BC10X, -DD85X, -DD10X, -DD12X]

1TTL + 30 pF

# Read Cycle (1/3)

Parameter	Symbol		Vcc ≥ 2.7 V						Condition
		-BB	-BB55X		-BB70X		85X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	55		70		85		ns	
Address access time	<b>t</b> AA		55		70		85	ns	Note 1
/CE1 access time	tco1		55		70		85	ns	
CE2 access time	tc02		55		70		85	ns	
/OE to output valid	toe		30		35		40	ns	
Output hold from address change	tон	10		10		10		ns	
/CE1 to output in Low-Z	t <sub>LZ1</sub>	10		10		10		ns	Note 2
CE2 to output in Low-Z	tLZ2	10		10		10		ns	
/OE to output in Low-Z	toLz	5		5		5		ns	
/CE1 to output in High-Z	t <sub>HZ1</sub>		20		25		30	ns	
CE2 to output in High-Z	t <sub>HZ2</sub>		20		25		30	ns	
/OE to output in High-Z	tонz		20		25		30	ns	

**Notes 1.** The output load is 1TTL + 50 pF.

2. The output load is 1TTL + 5 pF.

# Read Cycle (2/3)

Parameter	Symbol		Vcc ≥ 2.2 V						Condition
		-BC	-BC70X		-BC85X		10X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	70		85		100		ns	
Address access time	<b>t</b> AA		70		85		100	ns	Note 1
/CE1 access time	tco1		70		85		100	ns	
CE2 access time	tco2		70		85		100	ns	
/OE to output valid	toe		35		40		50	ns	
Output hold from address change	tон	10		10		10		ns	
/CE1 to output in Low-Z	t <sub>LZ1</sub>	10		10		10		ns	Note 2
CE2 to output in Low-Z	t <sub>LZ2</sub>	10		10		10		ns	
/OE to output in Low-Z	tolz	5		5		5		ns	
/CE1 to output in High-Z	t <sub>HZ1</sub>		25		30		35	ns	
CE2 to output in High-Z	tHZ2		25		30		35	ns	
/OE to output in High-Z	tонz		25		30		35	ns	

**Notes 1.** The output load is 1TTL + 30 pF.

2. The output load is 1TTL + 5 pF.


# Read Cycle (3/3)

Parameter	Symbol			Unit	Condition				
		-DD	-DD85X		-DD10X		12X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	85		100		120		ns	
Address access time	<b>t</b> AA		85		100		120	ns	Note 1
/CE1 access time	tco1		85		100		120	ns	
CE2 access time	tco2		85		100		120	ns	
/OE to output valid	toe		40		50		60	ns	
Output hold from address change	tон	10		10		10		ns	
/CE1 to output in Low-Z	t <sub>LZ1</sub>	10		10		10		ns	Note 2
CE2 to output in Low-Z	t <sub>LZ2</sub>	10		10		10		ns	
/OE to output in Low-Z	toLz	5		5		5		ns	
/CE1 to output in High-Z	t <sub>HZ1</sub>		30		35		40	ns	
CE2 to output in High-Z	t <sub>HZ2</sub>		30		35		40	ns	
/OE to output in High-Z	tонz		30		35		40	ns	

**Notes 1.** The output load is 1TTL + 30 pF.

2. The output load is 1TTL + 5 pF.

# **Read Cycle Timing Chart**



Remark In read cycle, /WE should be fixed to high level.

# Write Cycle (1/3)

Parameter	Symbol	Vcc ≥ 2.7 V						Unit	Condition
		-BB	-BB55X		-BB70X		85X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	55		70		85		ns	
/CE1 to end of write	tcw1	50		55		70		ns	
CE2 to end of write	tcw2	50		55		70		ns	
Address valid to end of write	taw	50		55		70		ns	
Address setup time	<b>t</b> AS	0		0		0		ns	
Write pulse width	twp	45		50		55		ns	
Write recovery time	twr	0		0		0		ns	
Data valid to end of write	tow	25		30		35		ns	
Data hold time	tон	0		0		0		ns	
/WE to output in High-Z	twнz		20		25		30	ns	Note
Output active from end of write	tow	5		5		5		ns	

**Note** The output load is 1TTL + 5 pF.

# Write Cycle (2/3)

Parameter	Symbol	Vcc ≥ 2.2 V					Unit	Condition	
		-BC	70X	-BC	85X	-BC	10X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		ns	
/CE1 to end of write	tcw1	55		70		80		ns	
CE2 to end of write	tcw2	55		70		80		ns	
Address valid to end of write	taw	55		70		80		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	twp	50		55		60		ns	
Write recovery time	twr	0		0		0		ns	
Data valid to end of write	tow	30		35		40		ns	
Data hold time	tон	0		0		0		ns	
/WE to output in High-Z	<b>t</b> wHz		25		30		35	ns	Note
Output active from end of write	tow	5		5		5		ns	

**Note** The output load is 1TTL + 5 pF.


Data Sheet M14669EJ7V0DS 13

# Write Cycle (3/3)

Parameter	Symbol	Vcc ≥ 1.8 V					Unit	Condition	
		-DD	-DD85X		-DD10X		12X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	85		100		120		ns	
/CE1 to end of write	tcw1	70		80		100		ns	
CE2 to end of write	tcw2	70		80		100		ns	
Address valid to end of write	taw	70		80		100		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	twp	55		60		85		ns	
Write recovery time	twr	0		0		0		ns	
Data valid to end of write	tow	35		40		60		ns	
Data hold time	tон	0		0		0		ns	
/WE to output in High-Z	twнz		30		35		40	ns	Note
Output active from end of write	tow	5		5		5		ns	

**Note** The output load is 1TTL + 5 pF.

#### Write Cycle Timing Chart 1 (/WE Controlled)




Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remarks 1. Write operation is done during the overlap time of a low level /CE1, /WE, and a high level CE2.

- 2. If /CE1 changes to low level at the same time or after the change of /WE to low level, or if CE2 changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.
- 3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.

#### Write Cycle Timing Chart 2 (/CE1 Controlled)




Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1, /WE, and a high level CE2.

#### Write Cycle Timing Chart 3 (CE2 Controlled)



Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

**Remark** Write operation is done during the overlap time of a low level /CE1, /WE, and a high level CE2.


# Low Vcc Data Retention Characteristics (T<sub>A</sub> = -25 to +85 °C)

Parameter	Symbol	Test Condition	-BB55X, -BB70X, -BB85X		5X-BC70X,-BC85X,-BC10X		DD85X,-DD10X,		-DD12X	Unit		
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Data retention	Vccdr1	/CE1 ≥ Vcc – 0.2 V,	1.0		3.6	1.0		3.6	1.0		2.2	V
supply voltage		CE2 ≥ Vcc - 0.2 V										
	Vccdr2	CE2 ≤ 0.2 V	1.0		3.6	1.0		3.6	1.0		2.2	
Data retention	ICCDR1	Vcc = 1.2 V, /CE1 ≥ Vcc – 0.2 V,		0.05	1		0.05	1		0.05	1	μΑ
supply current		CE2 ≥ Vcc - 0.2 V										
	ICCDR2	Vcc = 1.2 V, CE2 ≤ 0.2 V		0.05	1		0.05	1		0.05	1	
Chip deselection	tcdr		0			0			0			ns
to data retention												
mode												
Operation	<b>t</b> R		t <sub>RC</sub> Note			t <sub>RC</sub> Note			t <sub>RC</sub> Note			ns
recovery time												

Note tRC: Read cycle time

#### **Data Retention Timing Chart**


#### (1) /CE1 Controlled



Note 2.7 V (-BB55X, -BB70X, -BB85X), 2.2 V (-BC70X, -BC85X, -BC10X), 1.8 V (-DD85X, -DD10X, -DD12X)

**Remark** On the data retention mode by controlling /CE1, the input level of CE2 must be  $\geq$  Vcc - 0.2 V or  $\leq$  0.2 V. The other pins (Address, I/O, /WE, /OE) can be in high impedance state.

#### (2) CE2 Controlled





Note 2.7 V (-BB55X, -BB70X, -BB85X), 2.2 V (-BC70X, -BC85X, -BC10X), 1.8 V (-DD85X, -DD10X, -DD12X)


**Remark** On the data retention mode by controlling CE2, the other pins (/CE1, Address, I/O, /WE, /OE) can be in high impedance state.


#### **Package Drawings**

# 32-PIN PLASTIC TSOP(I) (8x13.4)










#### **NOTES**


- Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash: 8.3 mm MAX.)

ITEM	MILLIMETERS
Α	8.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
G	1.0±0.05
Н	12.4±0.2
I	11.8±0.1
J	0.8±0.2
K	$0.145^{+0.025}_{-0.015}$
L	0.5
М	0.08
N	0.08
Р	13.4±0.2
Q	0.1±0.05
R	3°+5° -3°
S	1.2 MAX.
Т	0.25
U	0.6±0.15

P32GU-50-9JH-2


# **★** 32-PIN PLASTIC TSOP(I) (8x13.4)






detail of lead end

s





#### NOTES

- Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX.)

ITEM	MILLIMETERS
Α	8.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
G	1.0±0.05
Н	12.4±0.2
I	11.8±0.1
J	0.8±0.2
K	$0.145^{+0.025}_{-0.015}$
L	0.5
М	0.08
N	0.08
P	13.4±0.2
Q	0.1±0.05
R	3°+5° -3°
S	1.2 MAX.
Т	0.25
U	0.6±0.15

P32GU-50-9KH-2

# **Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD442000A-X.

# **Types of Surface Mount Device**

 $\mu \text{PD442000AGU-9JH}~:$  32-pin PLASTIC TSOP (I) (8×13.4) (Normal bent)

 $\bigstar$  µPD442000AGU-9KH : 32-pin PLASTIC TSOP (I) (8×13.4) (Reverse bent)

# **Revision History**

Edition/	Page		Type of	Location	Description
Date	This	Previous	revision		(Previous edition $ o$ This edition)
	edition	edition			
6th edition/	pp.6, 7	pp.6, 7	Modification	DC Characteristics	-BB55X,-BB70X,-BB85X(MAX.) : IsB = $0.6$ mA $\rightarrow 0.35$ mA
Jul. 2002					-BC70X,-BC85X,-BC10X(MAX.) : IsB = $0.6$ mA $\rightarrow 0.35$ mA
					-BC70X,-BC85X,-BC10X(MAX.) :
					IsB(Vcc $\geq$ 2.7 V) = 0.6mA $\rightarrow$ 0.35mA
					-DD85X,-DD10X,-DD12X(MAX.) : IsB = $0.6$ mA $\rightarrow 0.35$ mA
	p.8	p.8	Modification	AC Characteristics	Integration of Input Waveform and Output Waveform
7th edition/	pp.2, 4, 21-22	pp.2, 3, 19-20	Addition	Ordering Information,	32-pin PLASTIC TSOP (I) (8×13.4) (Reverse bent)
Oct. 2002				Pin Configurations,	μPD442000AGU-***-9KH
				Package Drawings,	*** : Speed grades
				Recommended	BB55X, BB70X, BB85X, BC70X, BC85X, BC10X,
				Soldering Conditions	DD85X, DD10X, DD12X

 $\mu$ PD442000A-X

[MEMO]

NEC

NEC  $\mu$ PD442000A-X

[MEMO]

 $\mu$ PD442000A-X

[MEMO]

NEC

#### NOTES FOR CMOS DEVICES

#### 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# 2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **3) STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of October, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4