

Am99C641/Am99CL641

65,536 x 1 Static Read/Write Random-Access Memory



Am99C641/Am99CL641

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- High-performance CMOS circuit design and process
- High Speed – access times as fast as 25 ns
- Single 5-V $\pm 10\%$ power-supply operation
- Low power – 550 mW active
110 mW TTL – Standby
- 2 V data retention for battery back up applications
- Fully static — no clocks or timing signals required
- Standard 22-pin slim (0.300 inch) DIP, (plastic and ceramic), and 22-pin rectangular ceramic leadless chip carriers.


GENERAL DESCRIPTION

The Am99C641 is a high-performance, Static CMOS, read/write random-access memory organized as 65,536 words with 1 bit per word. The Am99C641 features single 5-V operation with automatic power-down capability. All inputs and outputs are fully TTL-compatible. There are separate data input and output pins which, along with the two control

signals \overline{CE} and \overline{WE} , provide ease of expansion in large memory-array applications.

In addition to low TTL-level standby power, this device offers a low CMOS-level standby power of 1.65 mW and a low data retention current of 0.1 mA with V_{CC} at 2 V.

BLOCK DIAGRAM



3
4769

004769

Orig

AMD

1

| | | |
|-----------------------|------|-----------|
| Publication # | Rev. | Amendment |
| 07438 | D | /0 |
| Issue Date: June 1987 | | |

PRODUCT SELECTOR GUIDE


| Family Part No. | | | Am99C641/Am99CL641 | | | | |
|---|---------------------------------|---------------|--------------------|-----|-----|-----|-----|
| Ordering Part No. | | | -25 | -35 | -45 | -55 | -70 |
| Access Time (ns) | | | 25 | 35 | 45 | 55 | 70 |
| Commercial (C) Devices: 0 to +70°C | Symbol | Power* | | | | | |
| | | | S | 120 | 110 | 100 | 90 |
| | I _{CC} (mA) | L | 100 | 90 | 85 | 80 | 80 |
| | | S | 55 | 45 | 40 | 40 | 40 |
| | I _{SB1} (mA) | L | 20 | 20 | 20 | 20 | 20 |
| | | S | 20 | 20 | 20 | 20 | 20 |
| | I _{SB2} (mA) | L | 10 | 10 | 10 | 10 | 10 |
| | | S | 15 | 15 | 15 | 15 | 15 |
| | I _{SB3} (mA) | L | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 |
| | | S | - | - | - | - | - |
| I _{CCDR} (mA) @ 2 V | L | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | |
| | S | - | - | - | - | - | |
| Extended Commercial (E) and Military (M) Devices -55 to +125°C | I _{CC} (mA) | S | - | 120 | 110 | 100 | 95 |
| | | L | - | 100 | 95 | 90 | 90 |
| | I _{SB1} (mA) | S | - | 50 | 45 | 45 | 45 |
| | | L | - | 20 | 20 | 20 | 20 |
| | I _{SB2} (mA) | S | - | 30 | 30 | 30 | 30 |
| | | L | - | 15 | 15 | 15 | 15 |
| | I _{SB3} (mA) | S | - | 20 | 20 | 20 | 20 |
| | | L | - | 1.5 | 1.5 | 1.5 | 1.5 |
| | I _{CCDR} (mA) @ 2 V | S | - | - | - | - | - |
| | | L | - | 0.3 | 0.3 | 0.3 | 0.3 |

*S = Standard Power (Am99C641)

L = Low Power (Am99CL641)


CONNECTION DIAGRAMS Top View

DIPs



CD008092


LCC



CD009284

Note: Pin 1 is marked for orientation.
IEEE Nomenclature in Brackets.

LOGIC SYMBOL



Address Designators


| External | Internal |
|-----------------|-----------------|
| A ₀ | A ₂ |
| A ₁ | A ₃ |
| A ₂ | A ₅ |
| A ₃ | A ₆ |
| A ₄ | A ₇ |
| A ₅ | A ₁₂ |
| A ₆ | A ₁₀ |
| A ₇ | A ₁₁ |
| A ₈ | A ₉ |
| A ₉ | A ₈ |
| A ₁₀ | A ₁₄ |
| A ₁₁ | A ₁₃ |
| A ₁₂ | A ₀ |
| A ₁₃ | A ₁ |
| A ₁₄ | A ₄ |
| A ₁₅ | A ₁₅ |

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Package Type**
- d. **Temperature Range**
- e. **Optional Processing**



| Valid Combinations | |
|--------------------|---|
| AM99C641-25 | PC, PCB, DC, DCB, LC, LCB |
| AM99CL641-25 | |
| AM99C641-35 | PC, PCB, DC, DCB, DE, DEB, LC, LCB, LE, LEB |
| AM99CL641-35 | |
| AM99C641-45 | |
| AM99CL641-45 | |
| AM99C641-55 | |
| AM99CL641-55 | |
| AM99C641-70 | |
| AM99CL641-70 | |

*Preliminary. Subject to Change.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


ORDERING INFORMATION (Cont'd.)

APL and CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:

- APL Products:**
- a. Device Number
 - b. Speed Option (if applicable)
 - c. Device Class
 - d. Package Type
 - e. Lead Finish


- CPL Products:**
- a. Device Number
 - b. Speed Option (if applicable)
 - c. Package Type
 - d. Temperature Range
 - e. CPL Status



*Preliminary. Subject to Change.

ORDERING INFORMATION (Cont'd.)

CPL Products



*Preliminary. Subject to Change.

Valid Combinations

| Valid Combinations | |
|--------------------|--------------|
| A P L | AM99C641-35 |
| | AM99CL641-35 |
| | AM99C641-45 |
| | AM99CL641-45 |
| | AM99C641-55 |
| | AM99CL641-55 |
| | AM99C641-70 |
| | AM99CL641-70 |
| C P L | AM99C641-35 |
| | AM99CL641-35 |
| | AM99C641-45 |
| | AM99CL641-45 |
| | AM99C641-55 |
| | AM99CL641-55 |
| | AM99C641-70 |
| | AM99CL641-70 |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

A₀-A₁₅ Address (Inputs)

The Address input lines select the RAM location to be read or written.

$\overline{\text{CE}}$ Chip Enable (Input, Active LOW)

The Chip Enable selects the memory device. $\overline{\text{WE}}$ is ignored when $\overline{\text{CE}}$ is HIGH.

$\overline{\text{WE}}$ Write Enable (Input, Active LOW)

When $\overline{\text{WE}}$ is LOW and $\overline{\text{CE}}$ is LOW, data will be written into the location specified on the Address pins. When $\overline{\text{WE}}$ is

HIGH and $\overline{\text{CE}}$ is LOW, data will be read out and placed on the DOUT pin.

DIN Data Input

This pin is used for entering data during write operations.

DOUT Data Output (Three-State)

This pin is three-state during write operations. It becomes active when $\overline{\text{CE}}$ is LOW and $\overline{\text{WE}}$ is HIGH.

VCC Power Supply

VSS Ground

ABSOLUTE MAXIMUM RATINGS (Note 1)

| | |
|--|----------------|
| Storage Temperature | |
| Ceramic Packages..... | -65 to +150°C |
| Plastic Packages..... | -55 to +125°C |
| Ambient Temperature with Power Applied | |
| Ceramic Packages..... | -55 to +125°C |
| Plastic Packages..... | -10 to +85°C |
| DC Supply Voltage | |
| to Ground Potential Continuous..... | -0.5 to +7.0 V |
| All Signal Voltages..... | -0.5 to +7.0 V |
| DC Output Current..... | 20 mA |
| Power Dissipation..... | 1.0 W |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 2)

| | |
|--|----------------|
| Commercial (C) Devices | |
| Temperature (T _A)..... | 0 to +70°C |
| Supply Voltage (V _{CC})..... | 4.5 to +5.5 V |
| Extended Commercial (E) and Military (M) Devices | |
| Temperature (T _A)..... | -55 to +125°C |
| Supply Voltage (V _{CC})..... | +4.5 to +5.5 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
|------------------|------------------------|--|------|-----------------------|-------|
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = -4 mA | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8 mA | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.2 | V _{CC} + 1.0 | V |
| V _{IL} | Input LOW Voltage | (Note 9) | -0.5 | 0.8 | V |
| I _{IX} | Input Load Current | GND ≤ V _{IN} ≤ V _{CC} | | 2.0 | μA |
| I _{OZ} | Output Leakage Current | GND ≤ V _{OUT} ≤ V _{CC} , CE ≥ V _{IH} | | 2.0 | μA |

DC CHARACTERISTICS over Commercial (0 to +70°C) Operating Range*

| Parameter Symbol | Parameter Description | Test Conditions | Power** | Am99C641/Am99CL641 | | | | | Units |
|------------------|---|--|---------|--------------------|-----|-----|-----|-----|-------|
| | | | | -25 | -35 | -45 | -55 | -70 | |
| I _{CC} | Dynamic Operating Supply Current | Cycle = Min., Duty = 100%, CE ≤ V _{IL} , I/O = 0 mA | S | 120 | 110 | 100 | 90 | 85 | mA |
| | | | L | 100 | 90 | 85 | 80 | 80 | mA |
| I _{CC1} | Static Operating Supply Current | CE ≤ V _{IL} , I/O = 0 mA | S | 90 | 90 | 80 | 80 | 80 | mA |
| | | | L | 60 | 60 | 50 | 50 | 50 | mA |
| I _{SB1} | Standby Current, Cycling TTL Levels | CE ≥ V _{IH} , V _{CC} = Max., Cycle = Min. | S | 55 | 45 | 40 | 40 | 40 | mA |
| | | | L | 40 | 35 | 30 | 25 | 20 | mA |
| I _{SB2} | Standby Current, Stable TTL Levels | CE ≥ V _{IH} , V _{IN} ≥ V _{IH} or ≤ V _{IL} | S | 20 | 20 | 20 | 20 | 20 | mA |
| | | | L | 10 | 10 | 10 | 10 | 10 | mA |
| I _{SB3} | Standby Current, Stable CMOS Input Levels | CE ≥ V _{CC} - 0.2 V, V _{IN} ≥ V _{CC} - 0.2 V or ≤ 0.2 V | S | 15 | 15 | 15 | 15 | 15 | mA |
| | | | L | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 | mA |

Notes: See notes following Capacitance table on the following page.

*All values are guaranteed maximum limits.

**S = Standard Power (Am99C641)

L = Low Power (Am99CL641)

DC CHARACTERISTICS over Extended Commercial and Military (-55 to +125°C) Operating Ranges*

| Parameter Symbol | Parameter Description | Test Conditions | Power** | Am99C641/Am99CL641 | | | | Unit |
|------------------|---|---|---------|--------------------|-----|-----|-----|------|
| | | | | -35 | -45 | -55 | -70 | |
| I _{CC} | Dynamic Operating Supply Current | Cycle = Min., Duty = 100%, $\overline{CE} \leq V_{IL}$, I/O = 0 mA | S | 120 | 110 | 100 | 95 | mA |
| | | | L | 100 | 95 | 90 | 90 | mA |
| I _{CC1} | Static Operating Supply Current | $\overline{CE} \leq V_{IL}$, I/O = 0 mA | S | 100 | 100 | 100 | 100 | mA |
| | | | L | 60 | 50 | 50 | 50 | mA |
| I _{SB1} | Standby Current, Cycling TTL Levels | $\overline{CE} \geq V_{IH}$; $V_{CC} = \text{Max.}$, Cycle = Min. | S | 50 | 45 | 45 | 45 | mA |
| | | | L | 35 | 30 | 25 | 20 | mA |
| I _{SB2} | Standby Current, Stable TTL Levels | $\overline{CE} \geq V_{IH}$; $V_{IN} = V_{IH}$ or $\leq V_{IL}$ | S | 30 | 30 | 30 | 30 | mA |
| | | | L | 15 | 15 | 15 | 15 | mA |
| I _{SB3} | Standby Current, Stable CMOS Input Levels | $\overline{CE} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or ≤ 0.2 V | S | 20 | 20 | 20 | 20 | mA |
| | | | L | 1.5 | 1.5 | 1.5 | 1.5 | mA |

*All values are guaranteed maximum limits.

**S = Standard Power (Am99C641)

L = Low Power (Am99CL641)

CAPACITANCE†

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
|-------------------|-----------------------|-------------------------------------|------|------|-------|
| C _I †† | Input Capacitance | f = 1 MHz, V _{IN} = 0 V | | 6.0 | pF |
| C _O †† | Output Capacitance | V _{OUT} = 0 V | | 7.0 | |






† These capacitances are not 100% tested, but are evaluated at initial characterization and at any time the product is modified where capacitance may be affected. Measurement performed at T_A = +25°C.

†† Not included in Group A tests.

Notes:


1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. Parameter not tested—guaranteed by characterization.
4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input-pulse levels of 0 to 3.0 V, and output loading of specified I_{OL}/I_{OH} and 30-pF load capacitance. Output timing reference is 1.5 V (see Test Load A in Switching Test Circuits section).
5. The internal write time of the memory is defined by the overlap of \overline{CE} active and \overline{WE} LOW. Both signals must be active to initiate a write and either signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the transition edge that terminates the write.
6. The minimum limit is not tested and is included for design information only.
7. Parameter not tested, guaranteed by characterization using the load shown in Test Load B—Switching Test Circuits. Transition is measured ±500 mV from steady state voltage.
8. Address input rise and fall times must not exceed 1 μs when \overline{CE} is active. The limit is not tested and is intended for design information only.
9. Undershoot to -3.0 V for a duration of 10 ns between the 50% amplitude point is permissible.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|---|----------------------------------|---|
|  | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROM H TO L | WILL BE CHANGING FROM H TO L |
|  | MAY CHANGE FROM L TO H | WILL BE CHANGING FROM L TO H |
|  | DON'T CARE; ANY CHANGE PERMITTED | CHANGING; STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |


KS000010

SWITCHING TEST CIRCUITS



TC003161


Test Load A



TC003171

Test Load B

SWITCHING TEST WAVEFORM



WF021434

Low V_{CC} Data Retention Characteristics (Low-Power Version Only)

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Units |
|------------------|---|---|----------|------|-------|
| V_{DR} | V_{CC} for Data Retention | $\overline{CE} \geq V_{CC} - 0.2 \text{ V}$ | 2.0 | | V |
| I_{CCDR} | Data Retention Current | $V_{CC} = 2 \text{ V}$ | COM'L | 0.1 | mA |
| | | | MIL | 0.3 | |
| I_{CCDR} | Data Retention Current | $V_{CC} = 3 \text{ V}$ | COM'L | 0.15 | mA |
| | | | MIL | 0.45 | |
| t_{CDR} | Chip Deselect to Data Retention Time (Note 1) | See waveform (Note 2) | 0 | | ns |
| t_R | Operating Recovery Time (Note 1) | | t_{RC} | | ns |

- Notes: 1. Parameter not tested, guaranteed by design.
2. Waveforms shown are not actual and may vary in use.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 7, 8, 9 10, 11 are tested unless otherwise noted) (Note 1)

(Table 1 of 2)

| No. | Parameter Symbols | Parameter Description | Am99C641/Am99CL641 | | | | | | Units | |
|--|---------------------|-----------------------|--|------|------|------|------|------|-------|----|
| | | | -25 | | -35 | | -45 | | | |
| | | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| READ CYCLES ONE AND TWO (Note 8) | | | | | | | | | | |
| 1 | t _{ELQV} | t _{ACS} | Chip Enable Access Time | | 25 | | 35 | | 45 | ns |
| 2 | t _{AVAV} | t _{RC} | Read Cycle Time | 25 | | 35 | | 45 | | ns |
| 3 | t _{AVQV} | t _{AA} | Address Access Time | | 25 | | 35 | | 45 | ns |
| 4 | t _{AXQX} | t _{OH} | Output Hold After Address | 3 | | 5 | | 5 | | ns |
| 5† | t _{ELQX} | t _{LZ} | Chip Enable to Output Active (Note 7) | 3 | | 5 | | 5 | | ns |
| 6† | t _{EHQZ} | t _{HZ} | Chip Disable to Output Disable (Note 7) | | 15 | | 15 | | 15 | ns |
| 7† | t _{ELICCH} | t _{PU} | Chip Enable to Power Up (Note 3) | 0 | | 0 | | 0 | | ns |
| 8† | t _{EHICCL} | t _{PD} | Chip Disable to Power Down (Note 3) | 0 | 25 | 0 | 35 | 0 | 45 | ns |
| WRITE CYCLES ONE AND TWO (Note 8) | | | | | | | | | | |
| 9 | t _{AVAV} | t _{WC} | Write Cycle Time | 25 | | 35 | | 45 | | ns |
| 10 | t _{WLWH} | t _{WP} | Write Pulse Width (Note 5) | 20 | | 25 | | 25 | | ns |
| 11 | t _{ELWH} | t _{CW} | Chip Enable to End of Write (Note 5) | 25 | | 35 | | 40 | | ns |
| 12 | t _{DVWH} | t _{DW} | Data Setup to End of Write | 20 | | 25 | | 25 | | ns |
| 13 | t _{WHDX} | t _{DH} | Data Hold After End of Write | 0 | | 0 | | 0 | | ns |
| 14 | t _{AVWH} | t _{AW} | Address Setup to End of Write (Note 5) | 20 | | 30 | | 40 | | ns |
| 15 | t _{AVWL} | t _{AS} | Address Setup to Beginning of Write | 0 | | 0 | | 0 | | ns |
| 16 | t _{WHAX} | t _{WR} | Address Hold After End of Write | 0 | | 0 | | 0 | | ns |
| 17† | t _{WLQZ} | t _{WZ} | Write Enable to Output Disable (Notes 6 & 7) | 0 | 10 | 0 | 15 | 0 | 20 | ns |
| 18† | t _{WHQX} | t _{OW} | Output Active After End of Write (Notes 6 & 7) | 0 | | 0 | | 0 | | ns |

SWITCHING CHARACTERISTICS (Cont'd.)

(Table 2 of 2)

| No. | Parameter Symbols | | Parameter Description | Am99C641/Am99C641 | | | | Units |
|--|---------------------|------------------|--|-------------------|------|------|------|-------|
| | | | | -55 | | -70 | | |
| | | | | Min. | Max. | Min. | Max. | |
| READ CYCLES ONE AND TWO (Note 8) | | | | | | | | |
| 1 | t _{ELQV} | t _{ACS} | Chip Enable Access Time | | 55 | | 70 | ns |
| 2 | t _{AVAV} | t _{RC} | Read Cycle Time | 55 | | 70 | | ns |
| 3 | t _{AVQV} | t _{AA} | Address Access Time | | 55 | | 70 | ns |
| 4 | t _{AXQX} | t _{OH} | Output Hold After Address | 5 | | 5 | | ns |
| 5† | t _{ELQX} | t _{LZ} | Chip Enable to Output Active (Note 7) | 5 | | 5 | | ns |
| 6† | t _{EHQZ} | t _{HZ} | Chip Disable to Output Disable (Note 7) | | 20 | | 20 | ns |
| 7† | t _{ELICCH} | t _{PU} | Chip Enable to Power Up (Note 3) | 0 | | 0 | | ns |
| 8† | t _{EHICCL} | t _{PD} | Chip Disable to Power Down (Note 3) | 0 | 55 | 0 | 70 | ns |
| WRITE CYCLES ONE AND TWO (Note 8) | | | | | | | | |
| 9 | t _{AVAV} | t _{WC} | Write Cycle Time | 55 | | 70 | | ns |
| 10 | t _{WLWH} | t _{WP} | Write Pulse Width (Note 5) | 30 | | 40 | | ns |
| 11 | t _{ELWH} | t _{CW} | Chip Enable to End of Write (Note 5) | 50 | | 55 | | ns |
| 12 | t _{DVWH} | t _{DW} | Data Setup to End of Write | 30 | | 30 | | ns |
| 13 | t _{WHDX} | t _{DH} | Data Hold After End of Write | 0 | | 0 | | ns |
| 14 | t _{AVWH} | t _{AW} | Address Setup to End of Write (Note 5) | 50 | | 55 | | ns |
| 15 | t _{AVWL} | t _{AS} | Address Setup to Beginning of Write | 0 | | 0 | | ns |
| 16 | t _{WHAX} | t _{WR} | Address Hold After End of Write | | 0 | | 0 | ns |
| 17† | t _{WLQZ} | t _{WZ} | Write Enable to Output Disable (Notes 6 & 7) | 0 | 25 | 0 | 30 | ns |
| 18† | t _{WHQX} | t _{OW} | Output Active After End of Write (Notes 6 & 7) | 0 | | 0 | | ns |







† Not included in Group A tests.

Notes:


1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. Parameter not tested—guaranteed by characterization.
4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input-pulse levels of 0 to 3.0 V, and output loading of specified I_{OL}/I_{OH} and 30-pF load capacitance. Output timing reference is 1.5 V (see Test Load A in Switching Test Circuits section).
5. The internal write time of the memory is defined by the overlap of \overline{CE} active and \overline{WE} LOW. Both signals must be active to initiate a write and either signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the transition edge that terminates the write.
6. The minimum limit is not tested and is included for design information only.
7. Parameter not tested, guaranteed by characterization using the load shown in Test Load B—Switching Test Circuits. Transition is measured ± 500 mV from steady state voltage.
8. Address input rise and fall times must not exceed 1 μ s when \overline{CE} is active. The limit is not tested and is intended for design information only.
9. Undershoot to -3.0 V for a duration of 10 ns between the 50% amplitude point is permissible.

SWITCHING WAVEFORMS

KEY TO SWITCHING WAVEFORMS


| WAVEFORM | INPUTS | OUTPUTS |
|--|----------------------------------|---|
|   | MUST BE STEADY | WILL BE STEADY |
|  | MAY CHANGE FROM H TO L | WILL BE CHANGING FROM H TO L |
|  | MAY CHANGE FROM L TO H | WILL BE CHANGING FROM L TO H |
|  | DON'T CARE; ANY CHANGE PERMITTED | CHANGING; STATE UNKNOWN |
|  | DOES NOT APPLY | CENTER LINE IS HIGH IMPEDANCE "OFF" STATE |

KS000010



WF021460


Read Cycle One



WF021470


Read Cycle Two

SWITCHING WAVEFORMS (Cont'd.)



WF021440


Write Cycle One




WF021453

Write Cycle Two


TYPICAL PERFORMANCE CURVES




OP002540




OP002550



OP002560




OP002570




OP002580

PHYSICAL DIMENSIONS*

PD3022




CD3022



*For reference only.

PHYSICAL DIMENSIONS (Cont'd.)

CLR022*



PID # 07812A

*Preliminary. Subject to Change.

ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES

| | | | |
|----------------------|----------------|---------------------|----------------|
| ALABAMA | (205) 882-9122 | MASSACHUSETTS | (617) 273-3970 |
| ARIZONA, | | MINNESOTA | (612) 938-0001 |
| Tempe | (602) 242-4400 | MISSOURI | (314) 275-4415 |
| CALIFORNIA, | | NEW JERSEY | (201) 299-0002 |
| Culver City | (213) 645-1524 | NEW YORK, | |
| Newport Beach | (714) 752-6262 | Liverpool | (315) 457-5400 |
| San Diego | (619) 560-7030 | Poughkeepsie | (914) 471-8180 |
| Santa Clara | (408) 727-3270 | Woodbury | (516) 364-8020 |
| Woodland Hills | (818) 992-4155 | NORTH CAROLINA, | (919) 847-8471 |
| COLORADO | (303) 741-2900 | OREGON | (503) 245-0080 |
| CONNECTICUT | (203) 264-7800 | OHIO | (614) 891-6455 |
| FLORIDA, | | PENNSYLVANIA, | |
| Clearwater | (813) 530-9971 | Allentown | (215) 398-8006 |
| Ft. Lauderdale | (305) 484-8600 | Willow Grove | (215) 657-3101 |
| Melbourne | (305) 729-0496 | TEXAS, | |
| Orlando | (305) 859-0831 | Austin | (512) 346-7830 |
| GEORGIA | (404) 449-7920 | Dallas | (214) 934-9099 |
| ILLINOIS | (312) 773-4422 | Houston | (713) 785-9001 |
| INDIANA | (317) 244-7207 | WASHINGTON | (206) 455-3600 |
| KANSAS | (913) 451-3115 | WISCONSIN | (414) 782-7748 |
| MARYLAND | (301) 796-9310 | | |


INTERNATIONAL SALES OFFICES

| | | | | |
|---------------------|------------|-------------------------|------------|-------------------|
| BELGIUM, | | ITALY, Milano | TEL: | (02) 3390541 |
| Bruxelles | TEL: | | FAX: | (02) 3498000 |
| | FAX: | | TLX: | 315286 |
| | TLX: | | | 61028 |
| CANADA, Ontario, | | JAPAN, | | |
| Kanata | TEL: | Tokyo | TEL: | (03) 345-8241 |
| Willowdale | TEL: | | FAX: | 3425196 |
| | FAX: | | TLX: | J24064 AMDTKOJ |
| | TLX: | Osaka | TEL: | 06-243-3250 |
| FRANCE, | | | FAX: | 06-243-3253 |
| Paris | TEL: | KOREA, Seoul | TEL: | 82-733-1021/7 |
| | FAX: | | FAX: | 82-733-1028 |
| | TLX: | | TLX: | K22652 |
| GERMANY, | | LATIN AMERICA, | | |
| Hannover area | TEL: | Ft. Lauderdale, | TEL: | (305) 484-8600 |
| | FAX: | | FAX: | (305) 485-9736 |
| | TLX: | | TLX: | 5109554261 AMDFTL |
| München | TEL: | SWEDEN, Stockholm | TEL: | (08) 733 03 50 |
| | FAX: | | FAX: | (08) 733 22 85 |
| | TLX: | | TLX: | 11602 |
| Stuttgart | TEL: | UNITED KINGDOM, | | |
| | FAX: | Manchester area | TEL: | (0925) 828008 |
| | TLX: | | FAX: | (0925) 827693 |
| HONG KONG, | | London area | TEL: | 628524 |
| Kowloon | TEL: | | FAX: | (04862) 22121 |
| | FAX: | | FAX: | (04862) 22179 |
| | TLX: | | TLX: | 859103 |

NORTH AMERICAN REPRESENTATIVES

| | | | |
|-----------------------------------|----------------------|--------------------------------|----------------|
| CALIFORNIA | | NEBRASKA | |
| I ² INC | OEM (408) 988-3400 | LORENZ SALES | (402) 475-4660 |
| | DISTI (408) 496-6868 | NEW MEXICO | |
| IDAHO | | THORSON DESERT STATES | (505) 293-8555 |
| INTERMOUNTAIN TECH MKGT | (208) 888-6071 | NEW YORK | |
| INDIANA | | NYCOM, INC | (315) 437-8343 |
| ELECTRONIC MARKETING CONSULTANTS, | | OHIO | |
| INC | (317) 253-1668 | Dayton | |
| IOWA | | DOLFUSS ROOT & CO | (513) 433-6776 |
| LORENZ SALES | (319) 377-4666 | Strongsville | |
| KANSAS | | DOLFUSS ROOT & CO | (216) 238-0300 |
| LORENZ SALES | (913) 384-6556 | PENNSYLVANIA | |
| MICHIGAN | | DOLFUSS ROOT & CO | (412) 221-4420 |
| SAI MARKETING CORP | (313) 750-1922 | UTAH | |
| MISSOURI | | R ² MARKETING | (801) 595-0631 |
| LORENZ SALES | (314) 997-4558 | | |

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

 **ADVANCED MICRO DEVICES** 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA
TEL: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450

© 1987 Advanced Micro Devices, Inc.
Printed in U.S.A. AIS-WCP-10M-7/87-0