Features

- · Single Voltage Operation
 - 5V Read
 - 5V Reprogramming
- . Fast Read Access Time 50 ns
- · Internal Program Control and Timer
- Sector Architecture
 - One 16K Byte Boot Block with Programming Lockout
 - Two 8K Byte Parameter Blocks
 - Two Main Memory Blocks (96K, 128K Bytes)
- Fast Erase Cycle Time 10 seconds
- Byte-By-Byte Programming 10 µs/Byte Typical
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
 - 50 mA Active Current
 - 100 uA CMOS Standby Current
- . Typical 10,000 Write Cycles

Description

The AT49F002(N)(T) is a 5-volt only in-system reprogrammable Flash Memory. Its 2 megabits of memory is organized as 262,144 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 50 ns with power dissipation of just 275 mW over the commercial temperature range.

(continued)


Pin Configurations

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	RESET
1/00 - 1/07	Data Inputs/Outputs
DC	Don't Connect


DIP Top View

	.06		•
			1
· RESET [1	32	vcc
A16 🗆	2	31	⊃WE
A15 🗆	3	30	□ A17
A12 🗆	4	29	□ A14
A7 🗆	5	28	A13
A6 🗆		27	□ A8
A5 🗆		26	A9
A4 C			A11
A3 [9	24	⊐oe⊟
A2 C			□ A10
A1 [11		⊃Œ
A0 🗆	12		1/07
I/ 0 0 🗆	13	20	1/06
VO1 [14		1/05
VO2 □	15	18	□ I/O4
GND [16	17	□ NO3
	l		l

PLCC Top View



VSOP Top View (8 x 14 mm) or TSOP Top View (8 x 20 mm)



*Note: This pin is a DC on the AT49F002(N)(T).





2-Megabit (256K x 8) 5-volt Only Flash Memory

AT49F002N AT49F002T AT49F002NT

Rev. 1017C-06/98



When the device is deselected, the CMOS standby current is less than 100 μ A. For the AT49F002N(T) pin 1 for the DIP and PLCC packages and pin 9 for the TSOP package are don't connect pins.


To allow for simple in-system reprogrammability, the AT49F002(N)(T) does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM; it has standard \overline{CE} , \overline{OE} , and \overline{WE} inputs to avoid bus contention. Reprogramming the AT49F002(N)(T) is performed by erasing a block of data and then programming on a byte by byte basis. The byte programming time is a fast 50 µs. The end of a program cycle can be optionally detected by the \overline{DATA} polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The device is erased by executing the erase command sequence; the device internally controls the erase operations. There are two 8K byte parameter block sections and two main memory blocks.

The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. The 16K-byte boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is protected from being reprogrammed.

In the AT49F002(N)(T), once the boot block programming lockout feature is enabled, the contents of the boot block are permanent and cannot be changed. In the AT49F002(T), once the boot block programming lockout feature is enabled, the contents of the boot block cannot be changed with input voltage levels of 5.5 volts or less.

Block Diagram



Device Operation

READ: The AT49F002(N)(T) is accessed like an EPROM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention

COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table. The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

RESET: A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. If the RESET pin makes a high to low transition during a program or erase operation, the operation may not be successfully completed and the operation will have to be repeated after a high level is applied to the RESET pin. When a high level is reasserted on the RESET pin, the device returns to the read or standby mode, depending upon the state of the control inputs. By applying a 12V ± 0.5V input signal to the RESET pin, the boot block array can be reprogrammed even if the boot block lockout feature has been enabled (see Boot Block Programming Lockout Override section). The RESET feature is not available for the AT49F002N(T).

ERASURE: Before a byte can be reprogrammed, the main memory block or parameter block which contains the byte must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by going a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is $t_{\rm EC}$. If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

CHIP ERASE: If the boot block lockout has been enabled, the Chip Erase function will erase Parameter Block 1, Parameter Block 2, Main Memory Block 1, and Main Memory Block 2 but not the boot block. If the Boot Block Lockout has not been enabled, the Chip Erase function will erase the entire chip. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored.

SECTOR ERASE: As an alternative to a full chip erase, the device is organized into sectors that can be individually erased. There are two 8K-byte parameter block sections and two main memory blocks. The 8K-byte parameter block sections can be independently erased and reprogrammed. The two main memory sections are designed to be used as alternative memory sectors. That is, whenever one of the blocks has been erased and reprogrammed, the other block should be erased and reprogrammed before the first block is again erased. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge of WE. The sector erase starts after the rising edge of WE of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of \overline{WE} or \overline{CE} , whichever occurs last, and the data latched on the rising edge of \overline{WE} or \overline{CE} , whichever occurs first. Programming is completed after the specified t_{BP} cycle time. The \overline{DATA} polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 16K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000 to 03FFF for the AT49F002(N) while the address





range of the boot block is 3C000 to 3FFFF for the AT49F002(N)T.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed with input voltage levels of 5.5V or less. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out for the AT49F002(N), and a read from address location 3C002H will show if programming the boot block is locked out for AT49F002(N)T. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE:

The user can override the boot block programming lockout by taking the RESET pin to 12 volts. By doing this, protected boot block data can be altered through a chip erase, sector erase or word programming. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active. This feature is not available on the AT49F002N(T).

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F002(N)(T) features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F002(N)(T) provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F002(N)(T) in the following ways: (a) V_{CC} sense: if V_{CC} is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.

Command Definition (in Hex)(1)

Command	Bus		1st Bus Cycle		2nd Bus Cycle		3rd Bus Cycle	4th Bus Cycle		5th Bus Cycle		6th Bus Cycle	
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{out}										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Sector Erase	6	5555	AA	2AAA	55	5555	- 80	5555	AA	2AAA	55	SA ⁽⁴⁾	30
Byte Program	4	5555	AA	2AAA	55	5555	A0	Addr	D _{IN}				
Boot Block Lockout(2)	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit ⁽³⁾	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit ⁽³⁾	1	XXXX	F0										

Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O7 - I/O0 (Hex)

- The 16K byte boot sector has the address range 00000H to 03FFFH for the AT49F002(N) and 3C000H to 3FFFFH for the AT49F002(N)T
- 3. Either one of the Product ID Exit commands can be used.
- 4. SA = sector addresses:

For the AT49F002(N):

SA = 00000 to 03FFF for BOOT BLOCK

Nothing will happen and the device goes back to the read mode in 100 ns

SA = 04000 to 05FFF for PARAMETER BLOCK 1

SA = 06000 to 07FFF for PARAMETER BLOCK 2

SA = 08000 to 1FFFF for MAIN MEMORY ARRAY BLOCK 1

This command will erase - PB1, PB2 and MMB1

SA = 20000 to 3FFFF for MAIN MEMORY ARRAY BLOCK 2

For the AT49F002(N)T:

SA = 3C000 to 3FFFF for BOOT BLOCK

Nothing will happen and the device goes back to the read mode in 100 ns

SA = 3A000 to 3BFFF for PARAMETER BLOCK 1

SA = 38000 to 39FFF for PARAMETER BLOCK 2

SA = 20000 to 37FFF for MAIN MEMORY ARRAY BLOCK 1

This command will erase - PB1, PB2 and MMB1 SA = 00000 to IFFFF for MAIN MEMORY ARRAY BLOCK 2

Absolute Maximum Ratings*

Aboolato Maxilla III	atingo
Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground	0.6V to +6.25V
All Output Voltages with Respect to Ground	0.6V to V _{CC} + 0.6V
Voltage on OE with Respect to Ground	0.6V to +13.5V

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





DC and AC Operating Range

e		AT49F002(N)(T)-50	AT49F002(N)(T)-70	AT49F002(N)(T)-90	AT49F002(N)(T)-12
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

Operating Modes

Mode	CE	ŌĒ	WE	RESET(6)	Ai	VO
Read	V _{IL}	V _{IL}	V _{IH}	V _{IH}	Ai	D _{OUT}
Program/Erase ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	V _{IH}	Ai	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	х	V _{IH}	×	High Z
Program Inhibit	х	х	V _{IH}	V _{IH}		
Program Inhibit	×	V _{IL}	х	V _{IH}		
Output Disable	X	V _{IH}	Х	V _{IH}		High Z
Reset	x	х	х	V _{IL}	X	High Z
Product Identification						
			.,		A1 - A17 = V _{IL} , A9 = V _H , (3) A0 = V _{IL}	Manufacturer Code ⁽⁴⁾
Hardware	V _{IL}	V _{IL}	V _{IH}		A1 - A17 = V _{IL} , A9 = V _H , (3) A0 = V _{IH}	Device Code ⁽⁴⁾
0 (5)					A0 = V _{iL} , A1 - A17=V _{iL}	Manufacturer Code ⁽⁴⁾
Software ⁽⁵⁾					A0 = V _{IH} , A1 - A17=V _{IL}	Device Code ⁽⁴⁾

Notes: 1. X can be V_{IL} or V_{IH}.

- 2. Refer to AC Programming Waveforms.
- 3. $V_H = 12.0V \pm 0.5V$.
- 4. Manufacturer Code: 1FH, Device Code: 07H AT49F002(N), 08H AT49F002(N)T
- 5. See details under Software Product Identification Entry/Exit.
- 6. This pin is not available on the AT49F002N(T).

DC Characteristics


Symbol	Parameter	Condition	Condition		Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}			10	Αų
I _{LO}	Output Leakage Current	V _{VO} = 0V to V _{CC}			10	μА
	N. Steadby Comment CNOS	0E V 00V4-V	Com.		100	. µА
I _{SB1} V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to V_{CC}	Ind.		300	μА	
SB2	V _{CC} Standby Current TTL	CE = 2.0V to V _{CC}			3	mA
lcc ⁽¹⁾	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA			50	mA
V _{IL}	Input Low Voltage				0.8	٧
V _{IH}	Input High Voltage			2.0		٧
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.45	V
V _{OH1}	Output High Voltage	l _{OH} = -400 μA		2.4		V
V _{OH2}	Output High Voltage CMOS	I _{OH} = -100 μA; V _{CC} = 4.5V		4.2		٧

Note: 1. In the erase mode, I_{CC} is 90 mA.

AC Read Characteristics

		AT49F002(N)(T)								
	Parameter	-50		-70		-90		-12		1
Symbol		Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay		50		70		90		120	ns
t _{CE} ⁽¹⁾	CE to Output Delay		50		70		90		120	ns
t _{OE} ⁽²⁾	OE to Output Delay	0	30	0	35	0	40	0	50	ns
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	25	0	25	0	25	0	30	ns
t _{он}	Output Hold from OE, CE or Address, whichever occurred first	0		0	:	0		0		ns


AC Read Waveforms (1)(2)(3)(4)



Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .

- 2. $\overline{\text{CE}}$ may be delayed up to $t_{\text{CE}} \cdot t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by $t_{\text{ACC}} \cdot t_{\text{OE}}$ after an address change without impact on t_{ACC} .
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (CL = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveform and Measurement Level



 t_R , $t_F < 5 ns$

Output Load Test

50 ns	70/90/120 ns
1.8K OUTPUT PIN 1.3K 30 pF	1.8K OUTPUT PIN 1.3K 100 pF

Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	V _{IN} = 0V
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. This parameter is characterized and is not 100% tested.






AC Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{cs}	Chip Select Set-up Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
twe	Write Pulse Width (WE or CE)	90		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH} , t _{OEH}	Data, OE Hold Time	0		ns
t _{wph}	Write Pulse Width High	90		ns

AC Byte Load Waveforms

WE Controlled




CE Controlled




Program Cycle Characteristics

Symbol	Parameter	Min	Тур	Max	Units
t _{BP}	Byte Programming Time		10	50	μs
t _{AS}	Address Set-up Time	0			ns
t _{AH}	Address Hold Time	50			ns
t _{os}	Data Set-up Time	50			ns
t _{DH}	Data Hold Time	0			ns
t _{WP}	Write Pulse Width	90			ns
t _{wpH}	Write Pulse Width High	90			ns
t _{EC}	Erase Cycle Time			10	seconds

Program Cycle Waveforms



Sector or Chip Erase Cycle Waveforms



Notes: 1. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

- For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See note 4 under command definitions.)
- 3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H.






Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
toE	OE to Output Delay ⁽²⁾				ns
twe	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toe spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{oeh}	OE Hold Time	10			ns
t _{oe}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{wa}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toe spec in AC Read Characteristics.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s)


- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.

AT49F002(N)(T)

Software Product Identification Entry(1)




Software Product Identification Exit⁽¹⁾



Notes for software product identification

- Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. A1 A17 = V_{IL} . Manufacture Code is read for A0 = V_{IL} ; Device Code is read for A0 = V_{IH} .
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1FH Device Code: 07H - AT49F002(N) 08H - AT49F002(N)T

Boot Block Lockout Feature Enable Algorithm⁽¹⁾



Notes for boot block lockout feature enable:

- Data Format: I/O7 I/O0 (Hex);
 Address Format: A14 A0 (Hex).
- 2. Boot block lockout feature enabled.



AT49F002 Ordering Information

t _{ACC}	I _{cc} ((mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
50	50	0.1	AT49F002-50JC	32J	Commercial
}			AT49F002-50PC	32P6	(0° to 70°C)
		1	AT49F002-50TC	32T	
			AT49F002-50VC	32V	
.	50	0.3	AT49F002-50JI	32J	Industrial
			AT49F002-50PI	32P6	(-40° to 85°C)
			AT49F002-50TI	32T	
		1	AT49F002-50VI	32V	
70	50	0.1	AT49F002-70JC	32J	Commercial
ļ		[AT49F002-70PC	32P6	(0° to 70°C)
			AT49F002-70TC	32T	
			AT49F002-70VC	32V	
	50	0.3	AT49F002-70JI	32J	Industrial
]			AT49F002-70PI	32P6	(-40° to 85°C)
			AT49F002-70TI	32T	
			AT49F002-70VI	32V	
90	50	0.1	AT49F002-90JC	32J	Commercial
ľ			AT49F002-90PC	32P6	(0° to 70°C)
			AT49F002-90TC	32T	
			AT49F002-90VC	32V	
	50	0.3	AT49F002-90JI	32J	Industrial
ļ		1 1	AT49F002-90PI	32P6	(-40° to 85°C)
			AT49F002-90TI	32T	
			AT49F002-90VI	32V	
120	50	0.1	AT49F002-12JC	32J	Commercial
f			AT49F002-12PC	32P6	(0° to 70°C)
			AT49F002-12TC	32T	
Ì		1	AT49F002-12VC	32V	
ſ	50	0.3	AT49F002-12JI	32J	Industrial
1			AT49F002-12PI	32P6	(-40° to 85°C)
1		1	AT49F002-12TI	32T	
			AT49F002-12VI	32V	

	Package Type		
32J	32-Lead, Plastic J-Leaded Chip Carrier Package (PLCC)		
32P6	32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)		
32T	32-Lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)		
32V	32-Lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)		

AT49F002N Ordering Information

tACC	I _{cc} ((mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
50	50	0.1	AT49F002N-50JC	32J	Commercial
			AT49F002N-50PC	32P6	(0° to 70°C)
			AT49F002N-50TC	32T	
			AT49F002N-50VC	32V	
Ī	50	0.3	AT49F002N-50JI	32J	Industrial
		1 1	AT49F002N-50PI	32P6	(-40° to 85°C)
İ			AT49F002N-50TI	32T	
			AT49F002N-50VI	32V	
70	50	0.1	AT49F002N-70JC	32J	Commercial
ı			AT49F002N-70PC	32P6	(0° to 70°C)
			AT49F002N-70TC	32T	
			AT49F002N-70VC	32V	
Ī	50	0.3	AT49F002N-70JI	32J	Industrial
			AT49F002N-70PI	32P6	(-40° to 85°C)
			AT49F002N-70TI	32T	
İ			AT49F002N-70VI	32V	
90	50	0.1	AT49F002N-90JC	32J	Commercial
l			AT49F002N-90PC	32P6	(0° to 70°C)
			AT49F002N-90TC	32T	
1			AT49F002N-90VC	32V	
Ī	50	0.3	AT49F002N-90JI	32J	Industrial
			AT49F002N-90PI	32P6	(-40° to 85°C)
			AT49F002N-90TI	32T	
		1	AT49F002N-90VI	32V	
120	50	0.1	AT49F002N-12JC	32J	Commercial
			AT49F002N-12PC	32P6	(0° to 70°C)
			AT49F002N-12TC	32T	
			AT49F002N-12VC	32V	
Ī	50	0.3	AT49F002N-12JI	32 J	Industrial
			AT49F002N-12PI	32P6	(-40° to 85°C)
			AT49F002N-12TI	32T	
ŀ			AT49F002N-12VI	32V	

	Package Type	
32J	32-Lead, Plastic J-Leaded Chip Carrier Package (PLCC)	
32P6	32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
32T	32-Lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)	
32V	32-Lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)	





AT49F002T Ordering Information

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
50	50	0.1	AT49F002T-50JC	32J	Commercial
			AT49F002T-50PC	32P6	(0° to 70°C)
			AT49F002T-50TC	32T	
			AT49F002T-50VC	32V	
	50	0.3	AT49F002T-50JI	32J	Industrial
			AT49F002T-50PI	32P6	(-40° to 85°C)
			AT49F002T-50TI	32T	
			AT49F002T-50VI	32V	
70	50	0.1	AT49F002T-70JC	32J	Commercial
			AT49F002T-70PC	32P6	(0° to 70°C)
			AT49F002T-70TC	32T	
		}	AT49F002T-70VC	32V	
Ī	50	0.3	AT49F002T-70JI	32J	Industrial
			AT49F002T-70PI	32P6	(-40° to 85°C)
			AT49F002T-70TI	32T	
Ì			AT49F002T-70VI	32V	
90	50	0.1	AT49F002T-90JC	32J	Commercial
1			AT49F002T-90PC	32P6	(0° to 70°C)
1			AT49F002T-90TC	32 T	
			AT49F002T-90VC	32V	
	50	0.3	AT49F002T-90JI	32J	Industrial
			AT49F002T-90PI	32P6	(-40° to 85°C)
			AT49F002T-90TI	32T	
			AT49F002T-90VI	32V	
120	50	0.1	AT49F002T-12JC	32J	Commercial
1			AT49F002T-12PC	32P6	(0° to 70°C)
1		}	AT49F002T-12TC	32T	
			AT49F002T-12VC	32V	
Γ	50	0.3	AT49F002T-12JI	32J	Industrial
1			AT49F002T-12PI	32P6	(-40° to 85°C)
			AT49F002T-12TI	32T	
			AT49F002T-12VI	32V	

	Package Type			
32J	32-Lead, Plastic J-Leaded Chip Carrier Package (PLCC)			
32P6	32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
32T	32-Lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)			
32V	32-Lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)			

AT49F002NT Ordering Information

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
50	50	0.1	AT49F002NT-50JC	32J	Commercial
			AT49F002NT-50PC	32P6	(0° to 70°C)
			AT49F002NT-50TC	32T	
			AT49F002NT-50VC	32V	
	50	0.3	AT49F002NT-50JI	32J	Industrial
l			AT49F002NT-50PI	32P6	(-40° to 85°C)
			AT49F002NT-50TI	32T	
			AT49F002NT-50VI	32V	
70	50	0.1	AT49F002NT-70JC	32J	Commercial
			AT49F002NT-70PC	32P6	(0° to 70°C)
			AT49F002NT-70TC	32T	
			AT49F002NT-70VC	32V	
Ī	50	0.3	AT49F002NT-70JI	32J	Industrial
			AT49F002NT-70PI	32P6	(-40° to 85°C)
			AT49F002NT-70TI	32T	1
			AT49F002NT-70VI	32V	
90	50	0.1	AT49F002NT-90JC	32J	Commercial
			AT49F002NT-90PC	32P6	(0° to 70°C)
			AT49F002NT-90TC	32T	
			AT49F002NT-90VC	32V	
Ī	50	0.3	AT49F002NT-90JI	32J	Industrial
			AT49F002NT-90PI	32P6	(-40° to 85°C)
			AT49F002NT-90TI	32T	
			AT49F002NT-90VI	32V	
120	50	0.1	AT49F002NT-12JC	32 J	Commercial
			AT49F002NT-12PC	32P6	(0° to 70°C)
			AT49F002NT-12TC	32T	
			AT49F002NT-12VC	32V	
Ī	50	0.3	AT49F002NT-12JI	32J	Industrial
			AT49F002NT-12PI	32P6	(-40° to 85°C)
İ			AT49F002NT-12TI	32T	
			AT49F002NT-12VI	32V	

	Package Type		
32J	32-Lead, Plastic J-Leaded Chip Carrier Package (PLCC)		
32P6	32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)		
32T	32-Lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)		
32V	32-Lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)		

