### **FEATURES**

- Fast Access Times: 20/25/35 ns
- Low Power Standby when Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention
- JEDEC Standard Pinout
- Packages: 32-Pin, 400-mil DIP 32-Pin, 400-mil SOJ

### **FUNCTIONAL DESCRIPTION**

The LH521008 is a high speed 1,048,576-bit static RAM organized as  $128K \times 8$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  control permits Read and Write operations when active (LOW) or places the RAM in a low-power standby mode when inactive (HIGH). Standby power drops to its lowest level (IsB1) if  $\overline{E}$  is raised to within 0.2 V of Vcc.

Write cycles occur when both Chip Enable  $(\overline{E})$  and Write Enable  $(\overline{W})$  are LOW. Data is transferred from the DQ pins to the memory location specified by the 17 address lines. The proper use of the Output Enable control  $(\overline{G})$  can prevent bus contention.

When  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH, a static Read will occur at the memory location specified by the address lines.  $\overline{G}$  must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address.

High frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

### PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOJ Packages




Figure 2. LH521008 Block Diagram

# **TRUTH TABLE**

Ē	G	w	MODE	DQ	lcc		
Н	Х	х	Standby	High-Z	Standby		
L	Н	Н	Read	High-Z	Active		
L	L	Н	Read	Data Out	Active		
L	Х	L	Write	Data In	Active		

### NOTE:

X = Don't Care, L = LOW, H = HIGH

## **PIN DESCRIPTIONS**

PIN	DESCRIPTION		
A <sub>0</sub> – A <sub>16</sub>	Address Inputs		
DQ <sub>0</sub> – DQ <sub>7</sub>	Data Inputs/Outputs		
Ē	Chip Enable input		
G	Output Enable input		
w	Write Enable input		
Vçc	Positive Power Supply		
Vss	Ground		

# ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING			
Vcc to Vss Potential	-0.5 V to 7 V			
Input Voltage Range	-0.5 V to V <sub>CC</sub> + 0.5 V			
DC Output Current <sup>2</sup>	± 40 mA			
Storage Temperature Range	-65° C to 150° C			
Power Dissipation (Package Limit)	1.0 W			

#### NOTES:

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

## **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5	5.0	5.5	٧
Vss	Supply Voltage	0	0	0	V
VIL	Logic '0' Input Voltage 1	-0.5		0.8	V
V <sub>IH</sub>	Logic '1' Input Voltage	2.2		Vcc + 0.5	٧

#### NOTE:

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	PARAMETER TEST CONDITIONS		TYP <sup>1</sup>	MAX	UNIT
lcc1	Operating Current <sup>2</sup>	tcycle = 20 ns E = V <sub>IL</sub> , W = V <sub>IL</sub> or V <sub>IH</sub>		110	180	mA
lcc1	Operating Current <sup>2</sup>	tcycle = 25 ns E = V <sub>IL</sub> , W = V <sub>IL</sub> or V <sub>IH</sub>		100	180	mA
lcc1	Operating Current <sup>2</sup>	$t_{CYCLE} = 35 \text{ ns}$ $\overline{E} = V_{IL}, \overline{W} = V_{IL} \text{ or } V_{IH}$		80	150	mA
Is <sub>B1</sub>	Standby Current	Ē≥Vcc - 0.2 V		0.005	2	mA
IsB2	Standby Current	Ē≥V <sub>IH</sub>		8	20	mA
ILI	Input Leakage Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-2		2	μΑ
ILO	I/O Leakage Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-2		2	μA
Voн	Output High Voltage	lo <sub>H</sub> = -4.0 mA	2.4			٧
Vol	Output Low Voltage	loL = 8.0 mA			0.4	٧
V <sub>DR</sub>	Data Retention Voltage	<u>E</u> ≥ V <sub>CC</sub> – 0.2 V	2		5.5	٧
IDR	Data Retention Current	$V_{CC} = 3 \text{ V}, \overline{E} \ge V_{CC} - 0.2 \text{ V}$			500	μА

#### NOTE:

- 1. Typical values at Vcc = 5 V, TA = 25°C.
- 2. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open.

<sup>1.</sup> Negative undershoot of up to 3.0 V is permitted once per cycle.

## **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	6 pF
C <sub>DQ</sub> (I/O Capacitance)	8 pF

## NOTES:

- Capacitances are maximum values at 25°C measured at 1.0MHz with V<sub>Bias</sub> = 0 V and V<sub>CC</sub> = 5.0 V.
- 2. Guaranteed but not tested.




Figure 3. Output Load Circuit

## **DATA RETENTION TIMING**

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> - 0.2 V to assure proper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> - 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs are 'Don't Care.'




Figure 4. Data Retention Timing

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-:	-20		25		-35	
SYMBOL	DESCRIPTION MIN MAX		MIN	MAX	MIN	MAX	UNITS	
	RE	AD CYCLE						
trc	Read Cycle Timing	20		25		35		ns
taa	Address Access Time		20		25		35	ns
tон	Output Hold from Address Change	3		3		3		ns
tea	E Low to Valid Data		20		25		35	ns
tel <b>z</b>	E Low to Output Active 2,3	3		3		3		ns
tenz	E High to Output High-Z 2,3		10		12		20	ns
tga	G Low to Valid Data		8		10		20	ns
tGLZ	G Low to Output Active <sup>2,3</sup>	0		0		0		ns
tgHZ	G High to Output High-Z 2,3		8		10		20	ns
tpu	E Low to Power Up Time 3	0		0		0		ns
tpD	E High to Power Down Time <sup>3</sup>		20		25		35	ns
	WR	ITE CYCLE						
twc	Write Cycle Time	20		25		35		ns
tew	E Low to End of Write	15		20		30		ns
taw	Address Valid to End of Write	15		20		30		ns
tas	Address Setup	0		0		0		ns
tah	Address Hold from End of Write	0		0		0		ns
twp	W Pulse Width	15		20		25		ns
tow	Input Data Setup Time	12		15		15		ns
ton	Input Data Hold Time	0		0		0		ns
twnz	W Low to Output High-Z 2,3		8		10		15	ns
twLz	W High to Output Active <sup>2,3</sup>	3		3		3		ns

### NOTES:

<sup>1.</sup> AC Electrical Characteristics specified at 'AC Test Conditions' levels.

Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load.
CLoad = 5 pF.

<sup>3.</sup> Guaranteed but not tested.

## TIMING DIAGRAMS - READ CYCLE

### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$  is LOW and  $\overline{G}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until tap.

## Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tea or tea, but may become valid as soon as telz or telz. Outputs will transition directly from High-Z to Valid Data Out. Valid data will be present when both tea and tea timing are met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

# TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write cycles. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. If  $\overline{G}$  is HIGH, the outputs will remain in the High-Z state. Although these examples illustrate timing with  $\overline{G}$  active, it is recommended that  $\overline{G}$  be held HIGH for all Write cycles. This will prevent the outputs from becoming active, preventing bus contention, thereby reducing system noise.

## Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{\bf E}$  is LOW,  $\overline{\bf G}$  is LOW. Using only  $\overline{\bf W}$  to control Write cycles may not offer the best performance since both twHz and tpw timing specifications must be met

# Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .




Figure 7. Write Cycle No. 1




Figure 8. Write Cycle No. 2

# **ORDERING INFORMATION**

