


CD-700 Complete VCXO based Phase Lock Loop






Figure 1, CD-700 block diagram

Features

- 5 x 7.5 x 2 mm, smallest VCXO PLL available
- Output Frequencies to 65.536MHz
- 5.0 or 3.3 Vdc operation
- Tri-State Output
- · Loss of Signal Alarm
- VCXO with CMOS outputs
- 0/70 or -40/85 °C temperature range
- Hermetically sealed ceramic SMD package

Applications

- Frequency Translation
- Clock Smoothing, Clock Switching
- NRZ Clock recovery
- DSLAM, ADM, ATM, Aggregation, Optical Switching/Routing, Base Station
- · Low jitter PLL's

Description

The VI CD-700 is a user-configurable crystal based PLL integrated circuit. It includes a digital phase detector, op-amp, VCXO and additional integrated functions for use in digital synchronization applications. Loop filter software is available as well SPICE models for circuit simulation.

Performance Characteristics

| Table 1. Electrical Performance | | | | | | | | |
|---|-------------------|--------|---------------|-----------|-------|--|--|--|
| Parameter | Symbol | Min | Typical | Maximum | Units | | | |
| Output Frequency (ordering option) | - Jinoo | | Тургосп | TT CO. TT | OC | | | |
| Out 1, 5.0 V option | | 12.000 | | 65.536 | MHz | | | |
| Out 1, 3.3 V option | | 12.000 | | 51.840 | MHz | | | |
| Supply Voltage 1 | V_{DD} | | | 01.010 | | | | |
| +5.0 | • 00 | 4.5 | 5.0 | 5.5 | V | | | |
| +3.3 | | 2.97 | 3.3 | 3.63 | V | | | |
| Supply Current | I _{DD} | | 0.0 | 0.00 | mA | | | |
| Output Logic Levels | -00 | | | | | | | |
| Output Logic High ² | V_{OH} | 2.5 | | | V | | | |
| Output Logic Low ² | V _{OL} | 0 | | 0.5 | V | | | |
| Output Transition Times | - 0_ | | | 0.0 | | | | |
| Rise Time ² | t _R | | | 5 | ns | | | |
| Fall Time ² | t _F | | | 5 | ns | | | |
| Input Logic Levels | , | | | - | | | | |
| Output Logic High ² | V_{IH} | 2.0 | | | V | | | |
| Output Logic Low ² | V _{IL} | | | 0.5 | V | | | |
| Loss of Signal Indication | | | | | | | | |
| Output Logic High ² | V_{OH} | 2.5 | | | V | | | |
| Output Logic Low ² | V _{OL} | | | 0.5 | V | | | |
| Nominal Frequency on Loss of Signal | | | | | | | | |
| Output 1 | | | | ±75 | ppm | | | |
| Output 2 | | | | ±75 | ppm | | | |
| Symmetry or Duty Cycle ³ | | | | | | | | |
| Out 1 | SYM1 | | | 40/60 | % | | | |
| Out 2 | SYM2 | | | 45/55 | % | | | |
| RCLK | RCLK | | | 40/60 | % | | | |
| Absolute Pull Range (ordering option) | APR | ±50 | | | ppm | | | |
| over operating temp, aging, power supply | | ±80 | | | '' | | | |
| variations | | ±100 | | | | | | |
| Test Conditions for APR (+5.0 V option) | V _C | 0.5 | | 4.5 | V | | | |
| Test Conditions for APR (+3.3 V option) | V _C | 0.3 | | 3.0 | V | | | |
| Gain Transfer | - 0 | 0 | Positive | | • | | | |
| Phase Detector Gain | | | | | | | | |
| +5V option | | | 0.53 | | rad/V | | | |
| +3.3V Option | | | 0.35 | | rad/V | | | |
| Operating temperature (ordering option) | | | 0/70 or -40/ | ′85 | °C | | | |
| Control Voltage Leakage Current | I _{VCXO} | | 2, 1 2 2. 10/ | ±1 | uA | | | |
| 1 A 0 04 F and 0.4 manufacture and a shall be least | ivCXO | | | | u/\ | | | |

^{1.} A 0.01uF and 0.1 parallel capacitor should be located as close to pin 14 (and grounded) as possible.




Figure 2. Output Waveform




Figure 3. OUT1, OUT2, RCLK, RDATA Test Conditions (25±5°C)

^{2.} Figure 1 defines these parameters. Figure 2 illustrates the equivalent five gate TTL load and operating conditions under which these parameters are tested and specified. Loads greater than 15 pF will adversely effect rise/fall time as well as symmetry.

3. Symmetry is defined as (ON TIME/PERIOD with Vs=1.4 V for both 5.0 V and 3.3 V operation.

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied at these or any other conditions in excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may adversely affect device reliability.

| Table 2. Absolute Maximum Ratings | | | | | | | | |
|-----------------------------------|---------------|---------------------------------|-----|--|--|--|--|--|
| Parameter Symbol Ratings Unit | | | | | | | | |
| Power Supply | V_{DD} | 7 | Vdc | | | | | |
| Storage Temperature | Tstorage | -55/125 | °C | | | | | |
| Clock and Data Input Range | CLKIN, DATAIN | Gnd-0.5 to V _{DD} +0.5 | V | | | | | |

Reliability

The CD-700 is capable of meeting the the following qualification test.

| Table 3. Environmental Compliance | | | | | | | |
|-----------------------------------|---------------------------------------|--|--|--|--|--|--|
| Parameter | Conditions | | | | | | |
| Mechanical Shock | MIL-STD-883, Method 2002 | | | | | | |
| Mechanical Vibration | MIL-STD-883, Method 2007 | | | | | | |
| Solderability | MIL-STD-883, Method 2003 | | | | | | |
| Gross and Fine Leak | MIL-STD-883, Method 1014, 100% Tested | | | | | | |
| Resistance to Solvents | MIL-STD-883, Method 2016 | | | | | | |

Handling Precautions

Although ESD protection circuitry has been designed into the the CD-700, proper precautions should be taken when handling and mounting. VI employs a Human Body Model and a Charged-Device Model (CDM) for ESD susceptibility testing and design protection evaluation. ESD thresholds are dependent on the circuit parameters used to define the model.

| Table 4. Predicted ESD Ratings | | | | | | | | |
|--------------------------------|---------|--------------------------|--|--|--|--|--|--|
| Model | Minimum | Conditions | | | | | | |
| Human Body Model | 1500V | MIL-STD 883, Method 3015 | | | | | | |
| Charged Device Model | 1000 V | JESD 22-C101 | | | | | | |

CD-700 Theory of Operation

Phase Detector

The phase detector has two buffered inputs, DATAIN and CLKIN, which are designed to switch at 1.4 volts. DATAIN is designed to accept an NRZ data stream but may also be used for clock signals which have about a 50% duty cycle. CLKIN is connected to OUT1 or OUT2, or a divided version of one of these outputs. CLKIN and DATAIN and are protected by ESD diodes and should not exceed the power supply voltage or ground by more than a few hundred millivolts.

The phase detector is basically a latched flip flop/exclusive-or gate/differential amplifier filter design to produce a DC signal proportional to the phase between the CLKIN and DATAIN signals, see figure 4 for a block diagram and figure 5 for a open loop transfer curve. This simplies the PLL design as the designer does not have to filter narrow pulse signal to a DC level. Under locked conditions the rising edge CLKIN will be centered in the middle of the DATAIN signal, see Figure 6.

The phase detector gain is $0.53V/\text{rad} \times \text{data}$ density (for 5volt operation) and $0.35V/\text{rad} \times \text{data}$ density for 3.3 volt operation. Data density = 1.0 for clock signals and is system dependent on coding and design for NRZ signals, but 0.25 could be used as a starting point for data density.

The phase detector output is a DC signal for DATAIN frequencies greater than 1MHz but produces significant ripple when inputs are less than 200kHz. Additional filtering is required for lower input frequencies applications such as 8kHz, see Figures 8 and 9 as examples.

Under closed loop conditions the active filter has a blocking capacitor which provides a very high DC gain, so under normal locked conditions and input frequencies >1MHz, PHO will be about $V_{DD}/2$ and will not vary signifigantly with changes in input frequency (within lock range). The control voltage (pin 16) will vary according to the input frequency offset, but PHO will remain relatively constant.




Figure 4, Simplified Phase Detector Block Diagram




Figure 5, Open Loop Phase Detector Transfer Curve

Recovered Clock and Data Alignment Outputs

The CD-700 is designed to recover an imbedded clock from an NRZ data signal and retime it with a data pattern. In this application, the VCXO frequency is exactly the same frequency as the NRZ data rate and the outputs are taken off Pin 9, RCLK, and Pin 10, RDATA. Under locked conditions, the falling edge of RCLK is centered in the RDATA pattern. Also, there is a 1.5 clock cycle delay between DATAIN and RDATA. Figure 6 shows the relationship between the DATAIN, CLKIN, RDATA and RCLK.




Figure 6, Clock and Data Timing Relationships for the NRZ data

Other RZ encoding schemes such as Manchester or AMI can be accommodated by using a CD-700 at twice the baud rate.

Loss of Signal, LOS and LOSIN

The LOS circuit provides an output alarm flag when the DATAIN input signal is lost. The LOS output is normally a logic low and is set to a logic high after 256 consecutive clock periods on CLKIN with no detected DATAIN transitions. This signal can be used to either flag external alarm circuits and/or drive the CD-700's LOSIN input. When LOSIN is set to a logic high, the VCXO control voltage (pin 16) is switched to an internal voltage which centers OUT1 and OUT2 to center frequency +/-75ppm. Also, LOS automatically closes the op amp feedback which means the op-amp is a unity gain buffer and will produce a DC voltage equal to the +op amp voltage (pin 15), usually VDD/2.

VCXO and Absolute Pull Range (APR) Specification

The CD-700's VCXO is a varactor tuned crystal oscillator, which produces an output frequency proportional to the control voltage (pin 1). The frequency deviation of the CD-700 VCXO is specified in terms of Absolute Pull Range (APR). APR provides the user with a guaranteed specification for minimum available frequency deviation over all operating conditions. Operating conditions include operating temperature range, power supply variation, and differences in output loading and changes due to aging.

A CD-700 VCXO with an APR of +/-50 ppm will track a +/-50 ppm reference source over all operating conditions. The fourth character of the product code in Table 6 specifies absolute Pull Range (APR). Please see Vectron's web site, www.vectron.com, for the APR Application Note.

APR is tested at 0.5 and 4.5 volts for a 5.0volt option and 0.3 and 3.0 volts for the 3.3volt option.

VCXO Aging

Quartz oscillators typically exhibit a part per million shift in output frequency during aging. The major factors, which lead to this shift, are changes in the mechanical stress on the crystal and mass-loading on the crystal.

As the oscillator ages, relaxation of the crystal mounting stress or transfer of environmental stress through the package to the crystal mounting arrangement can lead to frequency variations. VI has minimized these two effects through the use of a miniature AT-cut strip resonator crystal, which allows a superior mounting arrangement. This results in minimal relaxation and almost negligible environmental stress transfer.

VI has eliminated the impact of mass loading by ensuring hermetic integrity and minimizing out-gassing by limiting the number of internal components through the use of ASIC technology. Mass-loading on the crystal generally results in a frequency decrease and is typically due to out-gassing of material within a hermetic package or from contamination by external material in a non-hermetic package.

Under normal operating conditions the CD-700 will typically exhibit 2 ppm aging in the first year of operation. The device will then typically exhibit 1 ppm aging the following year with a logarithmic decline each year thereafter.

Divide-By Feature

The lowest available VCXO OUT1 frequency is 12.000MHz. To achieve lower frequencies, such as 1.544 or 2.048 MHz, OUT1 is divided by a 2ⁿ counter, where n=1 to 8 and is the OUT2 frequency. This results in a divide by 2,4,8...256 and is set at the factory, so it is user selectable upon ordering only. To achieve 1.544 or 2.048MHz, a CD-700 at 24.704 MHz with a divide by 16 or a CD-700 16.384 MHz with a divide-by 8 would be used. Additional external divide-by circuits can be used to further lower or change the frequency.

A disabled OUT2 is an ordering option.

Loop Filter

A PLL is a feedback system which forces the output frequency to lock in both phase and frequency to the input frequency. While there will be some phase error, theory states there is no frequency error. The loop filter design will dictate many key parameters such as jitter reduction, stability, lock range and acquisition time. Be advised that many textbook equations describing loop dynamics, such as capture range or lockin time, are based on ideal systems. Such equations may not be accurate for real systems due to nonlinearities, DC offsets, noise and don't take into account the limited VCXO bandwidth. This section deals with some real world design examples. Also, there is loop filter software on the Vectron web site, plus a full staff of experienced applications engineers are eager to assist in this process. Common CD-700 PLL applications are shown in Figures 7, 8 (frequency translation), 9 (clock recovery) and 10 (clock smoothing).

Of primary concern to the designer is selecting a loop filter that insures lock-in, stability and provides adequete filtering of the input signal. A good starting point for the the loop filter bandwidth is 100ppm times the DATAIN frequency. An example would be translating an 8kHz signal to 44. 736MHz – DS3 – which is = 100 ppm * 8kHz = 8Hz . So for 8kHz inputs, ~ 8 Hz loop bandwidth may be reasonable and Figures 7 and 8 show and 8kHz to DS3 and 8kHz to 19.440 MHz frequency translation designs.

It's fairly easy to set a low loop bandwidth for large frequency translations such as 8kHz to 44.736MHz, but becomes more difficult for clock smoothing applications such as 19.440MHz in and 19.440MHz output. In this example, 100ppm * 19.440MHz is about 2kHz and may be too high to reject jitter. A good way to resolve this is to lower the input frequency such as dividing the input frequency down. The loop filter bandwidth becomes lower since 100ppm * DATAIN is lowered. Figure 10 shows an example of how to design a low loop bandwith on a relatively high input signal and still maintain a wide lock range.

The "100ppm * DATAIN frequency" loop filter bandwidth can then be tailored to the application, since lower bandwidthds are desriable to clean up and or translate clock signals and higher bandwidths may be needed for clock recovery of NRZ signals.

There is no known accurate formula for calculating acquisition time and so the best way to provide realisite figures is to measure the lock time for a CD-700. By measuring the control voltage settling time, aquisiton was measured is in the range of 3-5 seconds for applications such as 8kHz to 34.368 MHz frequency translation which is similar to the application in Figures 7 and 8, to sub 10 milliseconds for NRZ data patterns such as figure 9. It may be tempting reduce the damping factor to 0.7 or 1.0 in order to increase acquisition time; but, it degrades stability and will not signifigantly decrease lock time. This is due to the fact that most VCXO's have a 10kHz bandwidth so setting a 100kHz loop bandwidth is impossible. A damping factor of 4 is fairly conservative and allows for excellent stability.


Some general quidelines for selecting loop filter include: Values should be less than 1Megohm and at least 10Kohm between the PHO and OPN, the capacitor should be low leakage and a polarized capacitor is acceptable, the R/C's should be located physically close to the CD-700. Aslo, the loop filter software available on the web site was written for 5 volt operation, a simple way to calculate values for 3.3 volt operation is to times the data density by 0.66 (3.3V / 5V).

SPICE models are another design aid. In most cases a new PLL CD-700 design is calculated by using the software and verified with SPICE models, and depending on the circumstances evaluated in the applications lab. The simple active pi model is in Figure 7.

Loop filter values can be modified to suit the system requirements and application. There are many excellent references on designing PLL's, such as "Phase-Locked Loops, Theory, Design and Applications", by Roland E Best McGraw-Hill; however, there is loop filter software on the Vectron web site, plus a staff of experienced applications engineers to assist in this process.

r8 12 0 1K

Figure 7, SPICE Model



```
*****CD-700 ac Loop model
vi 1 0 ac 1
ri 1 0 1K
*****Phase Detector
e120101
              (for closed loop response use: e1 2 0 1 12 1)
r2 2 3 30K
c1 2 0 60p
*****Phase Detector Gain=0.53 x Data Density (Data Density=1 for clocks) for 5 volt
operation and = 0.35 x Data Density for 3.3 volt operation
e2 4 0 3 0 .35
*****Loop filter
r1 4 5 60K
c2 5 0 10p
rf 5 6 90K
cf 6 7 1.0u
e3 7 0 5 0 -10000
***** VCXO, Input Bandwidth=50kHz
r5 7 8 160K
c4 8 0 20p
*****VCXO Gain x 2pi (Example, use OUT1 x 100ppm x 2 x pi)
e4 9 0 8 0 12214
*****1/S model
r6 9 10 1000
c5 10 11 0.001
e5 11 0 10 0 -1e6
****Divide by N
e6 12 0 11 0 1
```

The bold numbers are user selectable R/C and data density values, and are from figure 11.

CD-700, VCXO Based PLL

Layout Considerations

To achieve stable, low noise performance good analog layout techniques should be incorporated and a partial list includes:

The CD-700 should be treated more like an analog device and the power supply must be well decoupled with a good quality RF 0.01 uf capacitor in parrallel with a 0.1 uF capacitor, located as close to pin 14 as possible and connected to ground. In some cases, a pi filter such as a large capacitor (10uF) to ground, a series ferrite bead or inductor, and 0.01 uf and 100 pf capacitor to ground to decouple the device supply.

The traces for the OUT1, OUT2, RCLK and RDATA ouputs should be kept as short as possible. It is common practice to use a series resistor – 50 to 100 ohms – in order to reduce reflections if these traces are more than a couple of inches long. Also OUT1, OUT2, RCLK and RDATA should not be routed directly underneath the device.

The op-amp loop filter components should be kept as close to the device as possible and the feedback capacitor should be located close the op-amp input terminal. The loop filter capacitor(s) should be low leakage and polarized capacitors are allowed keeping this is mind.

Unused outputs should be left floating and it is not required to load or terminate them (such as an PECL or ECL output). Loading unused outputs will only increase current consumption.

8 kHz (pin 5)

pin 3

pin 2

pin 1

pin 16

44.736 MHz

CD-700

+ 2796

10K 0.01uF 10K 2.2uF 330K 20K 0.1uF

Figure 8, 8kHz to DS3 Frequency Translation

20K 0.01uF 20K 2.2uF 330K 20K 0.1uF

Figure 9, 8kHz to 19.44MHz Frequency Translation




Figure 10, DS3 NRZ Clock Recovery




Figure 11, 19.440 Clock Smoothing





Figure 12. Suggested IR profile



| Tape Dimensions (mm) Reel Dimensions (mm) | | | | | | | #/ | | | | | |
|---|-----|-----|---|---|-----|------|----|----|---|------|-----|------|
| Α | В | С | D | E | F | G | Н | I | J | K | L | reel |
| 16 | 7.5 | 1.5 | 4 | 8 | 1.5 | 20.2 | 13 | 50 | 6 | 16.4 | 178 | 500 |

Figure 13. Tape and Reel





Figure 14. Outline Diagram

| Table | Table 5. Pin Function | | | | | | | |
|-------|-----------------------|---|--|--|--|--|--|--|
| Pin | Symbol | Function | | | | | | |
| 1 | OPOUT | Op-Amp Output | | | | | | |
| 2 | OPN | Op-Amp Negative Input | | | | | | |
| 3 | PHO | Phase detector output | | | | | | |
| 4 | LOSIN | INPUT (Used with LOS) Logic 0, VCXO control voltage is enabled. | | | | | | |
| | | Logic 1, VCXO control voltage (pin 16) is disabled and OUT1 and OUT2 are within +/-75 ppm of center frequency Has Internal pull-down resistor | | | | | | |
| 5 | DATAIN | Phase detector Input signal (TTL switching thresholds) | | | | | | |
| 6 | CLKIN | Phase detector Clock signal (TTL switching thresholds) | | | | | | |
| 7 | GND | Cover and Electrical Ground | | | | | | |
| 8 | LOS | OUTPUT (Used with LOSIN) | | | | | | |
| | | Logic 1 if there are no transitions detected at DATAIN after 256 clock cycles at CLKIN. As soon | | | | | | |
| | | as a transition occurs at DATAIN, LOS is set to a logic low. | | | | | | |
| | | Logic 0 = Input frequency detected | | | | | | |
| 9 | RCLK | Recovered Clock | | | | | | |
| 10 | RDATA | Recovered Data | | | | | | |
| 11 | Output 2 | Divided-down VCXO Output, or No Output | | | | | | |
| 12 | HIZ | INPUT | | | | | | |
| | | Logic 0, OUT1, OUT2, RCLK, RDATA are set to a high impedance state. | | | | | | |
| | | Logic 1, OUT1, OUT2, RCLK, RDATA are active. | | | | | | |
| 40 | 0.45.4 | Has Internal pull-up resistor | | | | | | |
| 13 | Output 1 | VCXO Output | | | | | | |
| 14 | V _{DD} | Power Supply Voltage (3.3 V ±10% or 5.0 V ±10%) | | | | | | |
| 15 | OPP | Op-Amp Positive Input | | | | | | |
| 16 | V _C | VCXO Control Voltage | | | | | | |

Ordering information

| Table 6. Standard OUT1 Frequencies | | | | | | | | | | |
|------------------------------------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--|
| 12.000 | 12.288 | 12.352 | 13.000 | 16.000 | 16.384 | 19.440 | 20.000 | 20.480 | 24.576 | |
| 24.704 | 25.000 | 27.000 | 28.704 | 30.000 | 30.720 | 32.000 | 32.768 | 34.368 | 35.328 | |
| 38.880 | 39.3216 | 40.000 | 40.960 | 44.736 | 49.152 | 51.840 | 54.000 | 60.000 | 61.440 | |
| 62.208 | 62.500 | 65.536 | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

Other frequencies may be available upon request





www.vectron.com

Fax: 44 (0) 1703 766 822 In Austria, Belgium, France, Germany, Italy, Luxenburg, Netherlands, Sweden, Switzerland: Tel: 49(0)7263 6480 • Fax: 49(0)7263 6196

ASIA: In China, Taiwan, Japan: Tel: 01 603 598 0070 • Fax: 01 603 598 0075 In Korea, Singapore, Australia, India: Tel: 01 203 853 4433 • Fax: 01 203 853 1423

Vectron International reserves the right to make changes to the product(s) and/or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

CD-700.DOC (REVISION DATE: 07/30/01)