

HT48R10A-1/HT48C10-1 I/O Type 8-Bit MCU

Technical Document

- Tools Information
- FAQs
- <u>Application Note</u>
 - HA0003E Communicating between the HT48 & HT46 Series MCUs and the HT93LC46 EEPROM
 - HA0004E HT48 & HT46 MCU UART Software Implementation Method
 - HA0013E HT48 & HT46 LCM Interface Design
 - HA0021E Using the I/O Ports on the HT48 MCU Series
 - HA0055E 2^12 Decoder (8+4 Corresponds to HT12E)

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- Low voltage reset function
- 21 bidirectional I/O lines (max.)
- 1 interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 8-stage prescaler
- On-chip external crystal, RC oscillator and internal RC oscillator
- 32768Hz crystal oscillator for timing purposes only
- Watchdog Timer
- 1024×14 program memory ROM


- 64×8 data memory RAM
- Buzzer driving pair and PFD supported
- HALT function and wake-up feature reduce power consumption
- Up to 0.5 μ s instruction cycle with 8MHz system clock at V_{DD}=5V
- · All instructions in one or two machine cycles
- 14-bit table read instruction
- 4-level subroutine nesting
- Bit manipulation instruction
- 63 powerful instructions
- 24-pin SKDIP/SOP package

General Description

The HT48R10A-1/HT48C10-1 are 8-bit high performance, RISC architecture microcontroller devices specifically designed for multiple I/O control product applications. The mask version HT48C10-1 is fully pin and functionally compatible with the OTP version HT48R10A-1 device. The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.



Block Diagram



Pin Assignment

PB5 🗆	1	24	□ PB6
PB4 🗆	2	23	🗆 РВ7
PA3 🗆	3	22	D PA4
PA2 🗆	4	21	D PA5
PA1	5	20	D PA6
PA0 🗆	6	19	D PA7
PB3 🗆	7	18	OSC2/PC4
PB2 🗆	8	17	
PB1/BZ	9	16	
PB0/BZ	10	15	
VSS 🗆	11	14	DPC2
PC0/INT	12	13	DPC1/TMR
HT48R1	0A-1/H	T48	SC10-1

-24 SKDIP-A/SOP-A



Pin Description

Pin Name	I/O	Options	Description
PA0~PA7	I/O	Pull-high* Wake-up CMOS/Schmitt trigger Input	Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by options. Software instructions determine the CMOS output or Schmitt trigger or CMOS (dependent on options) input with a pull-high resistor (determined by pull-high options).
PB0/BZ PB1/BZ PB2~PB7	I/O	Pull-high <u>*</u> I/O or BZ/BZ	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with a pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with the BZ and $\overline{\text{BZ}}$, respectively. Once the PB0 and PB1 are selected as buzzer driving outputs, the output signals come from an internal PFD generator (shared with timer/event counter).
VSS	_		Negative power supply, ground
PC0/INT PC1/TMR PC2	I/O	Pull-high*	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with a pull-high resistor (determined by pull-high options). The external interrupt and timer input are pin-shared with the PC0 and PC1, respectively. The external interrupt input is activated on a high to low transition.
RES	Ι		Schmitt trigger reset input. Active low
VDD	—		Positive power supply
OSC1/PC3 OSC2/PC4	 0	Crystal or RC or Int. RC+I/O or Int. RC+RTC	OSC1, OSC2 are connected to an RC network or Crystal (determined by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. These two pins also can be optioned as an RTC oscillator (32768Hz) or I/O lines. In these two cases, the system clock comes from an internal RC oscillator whose frequency has 4 options (3.2MHz, 1.6MHz, 800kHz, 400kHz). If the I/O option is selected, the pull-high options also be enabled. Otherwise the PC3 and PC4 are used as internal registers (pull-high resistors always disabled).

* The pull-high resistors of each I/O port (PA, PB, PC) are controlled by an option bit.

Absolute Maximum Ratings

Supply VoltageV_SS=0.3V to V_SS+6.0V	Storage Temperature50°C to 125°C
Input VoltageV_SS=0.3V to V_DD+0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

Cumhal	Parameter		Test Conditions		_	Man	11
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit
V		_	f _{SYS} =4MHz	2.2	_	5.5	V
V _{DD}	Operating Voltage		f _{SYS} =8MHz	3.3	_	5.5	V
		3V		_	0.6	1.5	mA
I _{DD1}	Operating Current (Crystal OSC)	5V	No load, f _{SYS} =4MHz	_	2	4	mA
		3V		_	0.8	1.5	mA
I _{DD2}	Operating Current (RC OSC)	5V	No load, f _{SYS} =4MHz	_	2.5	4	mA
I _{DD3}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz		4	8	mA
I	Standby Current	3V		_	_	5	μA
I _{STB1}	(WDT Enabled RTC Off)		No load, system HALT	_	_	10	μA
	Standby Current	3V		_	_	1	μA
(WDT Disabled RTC Off)	(WDT Disabled RTC Off)	5V	No load, system HALT	_	_	2	μA
1	Standby Current	3V		_		5	μA
I _{STB3}	(WDT Disabled, RTC On)	5V No load, system HALT	_		10	μA	
V _{IL1}	Input Low Voltage for I/O Ports	_		0	_	0.3V _{DD}	V
V _{IH1}	Input High Voltage for I/O Ports	_		0.7V _{DD}		V _{DD}	V
V _{IL2}	Input Low Voltage (RES)	_		0		0.4V _{DD}	V
V _{IH2}	Input High Voltage (RES)	_		$0.9V_{DD}$		V _{DD}	V
V _{LVR}	Low Voltage Reset	_	LVRenabled	2.7	3.0	3.3	V
		3V	V _{OL} =0.1V _{DD}	4	8		mA
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_	mA
		3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA
I _{OH}	I/O Port Source Current	5V	V _{OH} =0.9V _{DD}	-5	-10	_	mA
D		3V		20	60	100	kΩ
R _{PH}	Pull-high Resistance	5V	1 —	10	30	50	kΩ



A.C. Characteristics

Та	-25	on
Id	-20	

Sumbel	Parameter		Test Conditions	Min.	Tur	Max.		
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	wax.	Unit	
f _{SYS1}	System Clask (Crystal OSC)	_	2.2V~5.5V	400	_	4000	kHz	
ISYS1	System Clock (Crystal OSC)	_	3.3V~5.5V	400	_	8000	kHz	
f	System Clask (PC OSC)	_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS2}	System Clock (RC OSC)	_	3.3V~5.5V	400	_	8000	kHz	
			3.2MHz	1800	_	5400	kHz	
f	System Clask (Internal DC OSC)	5V	1.6MHz	900	_	2700	kHz	
f _{SYS3}	System Clock (Internal RC OSC)	50	800kHz	450	_	1350	kHz	
			400kHz	225	_	675	kHz	
¢		_	2.2V~5.5V	0	_	4000	kHz	
f _{TIMER}	Timer I/P Frequency (TMR)	_	3.3V~5.5V	0	_	8000	kHz	
twptosc	Wetch day Occillator Davied		—	45	90	180	μs	
WDTOSC	Watchdog Oscillator Period	5V	_	32	65	130	μs	
t _{WDT1}	Watchdog Time-out Period	3V	Without WDT prescaler	11	23	46	ms	
WD11	(WDT OSC)	5V		8	17	33	ms	
t _{WDT2}	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler	_	1024	_	t _{SYS}	
t _{WDT3}	Watchdog Time-out Period (RTC OSC)	_	Without WDT prescaler		7.812	_	ms	
t _{RES}	External Reset Low Pulse Width	—		1	_	_	μs	
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT	_	1024		t _{SYS}	
t _{INT}	Interrupt Pulse Width	_	_	1	_	_	μs	



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify full range of program memory.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code. When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.


The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 1024×14 bits, addressed by the program counter and table pointer.



Execution Flow

Mode	Program Counter									
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	1	0	0	0
Skip	Program Counter+2									
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *9~*0: Program counter bits

S9~S0: Stack register bits

#9~#0: Instruction code bits

@7~@0: PCL bits



Certain locations in the program memory are reserved for special usage:

• Location 000H

This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

• Location 004H


This area is reserved for the external interrupt service program. If the \overline{INT} input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the ROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are trans-





ferred to the lower portion of TBLH, and the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 4 return addresses are stored).

Instruction	Table Location									
instruction	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *9~*0: Table location bits

@7~@0: Table pointer bits

P9, P8: Current program counter bits



Data Memory - RAM

The data memory is designed with 81×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (64×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing register (00H), timer/event counter (TMR;0DH), timer/event counter control register (TMRC;0EH), program counter lower-order byte register (PCL;06H), memory pointer register (MP;01H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H) and I/O control registers (PAC;13H, PBC;15H, PCC;17H). The remaining space before the 40H is reserved for future ex-

00H	Indirect Addressing Register	
01H	MP	
02H		
03H		
04H		
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	
0BH	INTC	Special Purpose
0CH		DATA MEMORY
0DH	TMR	
0EH	TMRC	
0FH		
10H		
11H		
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	
16H	PC	
17H	PCC	
18H		_
19H		: Unused
1AH		Read as "00"
1BH		
1CH		
1DH		
1EH		
1FH 20H		
3FH 40H		
4011	General Purpose	
	DATA MEMORY	
	(64 Bytes)	
7FH		
1111		1
	RAM Mapping	

RAM Mapping

panded usage and reading these locations will get "00H". The general purpose data memory, addressed from 40H to 7FH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer register (MP;01H).

Indirect Addressing Register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register MP (01H) is a 7-bit register. The bit 7 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 7-bit data to MP.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by exe-



cuting the "HALT" or "CLR WDT" instruction or a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of $\overline{\text{INT}}$ and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (of course, if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
а	External Interrupt	1	04H
b	Timer/Event Counter Overflow	2	08H

Bit No.	Label	Function
0	С	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6		Unused bit, read as "0"
7		Unused bit, read as "0"

Status (0AH) Register



Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
1	EEI	Controls the external interrupt (1= enabled; 0= disabled)
2	ETI	Controls the timer/event counter interrupt (1= enabled; 0= disabled)
3		Unused bit, read as "0"
4	EIF	External interrupt request flag (1= active; 0= inactive)
5	TF	Internal timer/event counter request flag (1= active; 0= inactive)
6		Unused bit, read as "0"
7		Unused bit, read as "0"


INTC (0BH) Register

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), enable timer/event counter bit (ETI), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are 3 oscillator circuits in the microcontroller.



All of them are designed for system clocks, namely the

external RC oscillator, the external Crystal oscillator and the internal RC oscillator, which are determined by the options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.


If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required. If the internal RC oscillator is used, the OSC1 and OSC2 can be selected as general I/O lines or an 32768Hz crystal oscillator (RTC OSC). Also, the frequencies of the internal RC oscillator can be 3.2MHz, 1.6MHz, 800kHz and 400kHz (depended by options).

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately 65µs@5V. The WDT oscillator can be disabled by options to conserve power.

Watchdog Timer - WDT

The clock source of WDT is implemented by a dedicated RC oscillator (WDT oscillator), RTC clock or instruction clock (system clock divided by 4), decided by options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by an option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation. The RTC clock is enabled only in the internal RC+RTC mode.





Watchdog Timer

Once the internal WDT oscillator (RC oscillator with a period of 65us@5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of approximately 17ms@5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.1s@5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user's defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) or 32kHz crystal oscillator (RTC OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the Program Counter and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set – "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option – "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal

one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator will be turned off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or executing the "CLR" WDT instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the Program Counter and SP; the others keep their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by the options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it is awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other



words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status. The RTC oscillator is still running in the HALT mode (If the RTC oscillator is enabled).

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the Program Counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".


то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" means "unchanged"


To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or RES reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.

An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).




Reset Timing Chart



Reset Circuit

Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Reset Configuration

The functional unit chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
SP	Points to the top of the stack



Register	Reset (Power On)	WDT time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	นน-น นนนน
Program Counter	000H	000H	000H	000H	000H
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน
TBLP	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	00 -000	00 -000	00 -000	00 -000	uu -uuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PB	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1 1111	1 1111	1 1111	1 1111	u uuuu
PCC	1 1111	1 1111	1 1111	1 1111	u uuuu

The states of the registers is summarized in the table.

Note: "*" means "warm reset"

"u" means "unchanged"

"x" means "unknown"

Timer/Event Counter

A timer/event counters (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or from the system clock or RTC.


Using the internal clock sources, there are 2 reference

time-bases for timer/event counter. The internal clock source can be selected as coming from (can always be optioned) or f_{RTC} (enabled only system oscillator in the Int. RC+RTC mode) by options. Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

Bit No.	Label	Function
0~2	PSC0~PSC2	To define the prescaler stages, PSC2, PSC1, PSC0= 000: $f_{INT}=f_{SYS}/2$ or $f_{RTC}/2$ 001: $f_{INT}=f_{SYS}/4$ or $f_{RTC}/4$ 010: $f_{INT}=f_{SYS}/8$ or $f_{RTC}/8$ 011: $f_{INT}=f_{SYS}/16$ or $f_{RTC}/16$ 100: $f_{INT}=f_{SYS}/32$ or $f_{RTC}/32$ 101: $f_{INT}=f_{SYS}/64$ or $f_{RTC}/64$ 110: $f_{INT}=f_{SYS}/128$ or $f_{RTC}/128$ 111: $f_{INT}=f_{SYS}/256$ or $f_{RTC}/256$
3	TE	To define the TMR active edge of timer/event counter (0=active on low to high; 1=active on high to low)
4	TON	To enable or disable timer counting (0=disabled; 1=enabled)
5	_	Unused bit, read as "0"
6 7	TM0 TM1	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC (0EH) Register







The timer/event counter can generate PFD signal by using external or internal clock and PFD frequency is determine by the equation $f_{INT}/[2\times(256-N)]$.

There are 2 registers related to the timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer/event counter preload register and reading TMR gets the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the f_{INT} clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the f_{INT} clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once over-flow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR has received a transient from low to high (or high to low if the TE bits is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON: bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed.

But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the interrupt service.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs. When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

The bit0~bit2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of timer/event counter. The definitions are as shown. The overflow signal of timer/event counter can be used to generate PFD signals for buzzer driving.

Input/Output Ports

There are 21 bidirectional input/output lines in the microcontroller, labeled from PA to PC, which are mapped to the data memory of [12H], [14H] and [16H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 16H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 17H.

After a chip reset, these input/output lines remain at high levels or floating state (dependent on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 16H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 3-bit of port C are not physically imple-

mented; on reading them a "0" is returned whereas writing then results in a no-operation. See Application note.


There is a pull-high option available for all I/O ports (byte option). Once the pull-high option of an I/O port is selected, all I/O lines have pull-high resistors. Otherwise, the pull-high resistors are absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.

The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$ signal, respectively. If the BZ/ $\overline{\text{BZ}}$ option is selected, the output signal in output mode of PB0/PB1 will be the PFD signal generated by timer/event counter overflow signal. The input mode always remaining its original functions. Once the BZ/ $\overline{\text{BZ}}$ option is selected, the buzzer output signals are controlled by PB0 data register only. The I/O functions of PB0/PB1 are shown below.

PB0 I/O	Ι	I	Ι	I	0	0	0	0	0	0	0	0
PB1 I/O	I	0	0	0	I	I	I	0	0	0	0	0
PB0 Mode	х	х	х	х	С	В	В	С	В	В	В	В
PB1 Mode	х	С	В	В	х	х	х	С	С	С	В	В
PB0 Data	х	х	0	1	D	0	1	D ₀	0	1	0	1
PB1 Data	х	D	х	x	х	х	х	D ₁	D	D	х	x
PB0 Pad Status	I	I	I	I	D	0	В	D ₀	0	В	0	В
PB1 Pad Status	I	D	0	В	I	I	I	D ₁	D	D	0	В

Note: "I" input, "O" output, "D, D₀, D₁" data,

"B" buzzer option, BZ or $\overline{\text{BZ}}$, "x" don't care "C" CMOS output



Input/Output Ports



The PC0 and PC1 are pin-shared with $\overline{\text{INT}},$ TMR and pins respectively.

In case of "Internal RC+I/O" system oscillator, the PC3 and PC4 are pin-shared with OSC1 and OSC2 pins. Once the "Internal RC+I/O" mode is selected, the PC3 and PC4 can be used as general purpose I/O lines. Otherwise, the pull-high resistors and I/O functions of PC3 and PC4 will be disabled.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.

Low Voltage Reset – LVR


The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$, such as changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:


• The low voltage (0.9V~V_{LVR}) has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.

• The LVR uses the "OR" function with the external $\overline{\text{RES}}$ signal to perform chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



Low Voltage Reset

- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since the low voltage has to maintain in its original state and exceed 1ms, therefore 1ms delay enter the reset mode.




Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system functioning.

Items	Options
1	WDT clock source: WDT oscillator or f _{SYS} /4 or RTC oscillator or disable
2	CLRWDT instructions: 1 or 2 instructions
3	Timer/event counter clock sources: f _{SYS} or RTCOSC
4	PA bit wake-up enable or disable
5	PA CMOS or Schmitt input
6	PA, PB, PC pull-high enable or disable (By port)
7	BZ/BZ enable or disable
8	LVR enable or disable
9	System oscillator Ext.RC, Ext.crystal, Int.RC+RTC or Int.RC+PC3/PC4
10	Int.RC frequency selection 3.2MHz, 1.6MHz, 800kHz or 400kHz



Application Circuits



Note: The resistance and capacitance for reset circuit should be designed to ensure that the VDD is stable and remains in a valid range of the operating voltage before bringing RES to high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.

The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal & Resonator	25pF	10kΩ
1MHz Crystal	35pF	27kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ
The function of the resistor R1 is to ensure th	at the oscillator will switch off	should low voltage condi-

tions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	Z Z Z Z Z Z Z Z Z Z Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array} $	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	s		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$ Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	eteb bbA	memory a	nd carry to	the accu	mulator	
Description	The conte	ents of the	specified on specified on specified on	data mem	ory, accum	
Operation	$ACC \leftarrow A$.CC+[m]+0	>			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	\checkmark		\checkmark	\checkmark
ADCM A,[m]	Add the a	ccumulato	or and carry	/ to data r	nemory	
Description			specified on specified of the result of the			
Operation	$[m] \leftarrow AC$	C+[m]+C				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			\checkmark	\checkmark	\checkmark	\checkmark
ADD A,[m]	Add data	memory to	o the accur	nulator		
Description			specified of		orv and the	e accun
Decomption		the accum	•			
Operation	$ACC \leftarrow A$.CC+[m]				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	\checkmark	\checkmark	\checkmark	
ADD A,x	Add imme	ediate data	to the acc	umulator		
ADD A,x Description		ents of the	a to the acc accumulate		specified	data are
	The conte	ents of the tor.			specified	data are
Description	The conte accumula	ents of the tor.			specified o	data are
Description Operation	The conte accumula	ents of the tor.			specified o	data are
Description Operation	The content accumula ACC \leftarrow A	ents of the tor. CC+x	accumulato	or and the		
Description Operation Affected flag(s)	The conte accumula ACC ← A TO	ents of the tor. CC+x PDF	ov N	z	AC	С
Description Operation Affected flag(s)	The content of accumulation $ACC \leftarrow A$	ents of the tor. CC+x PDF 	OV √ or to the da	z √ ta memor	AC √ y	C √
Description Operation Affected flag(s)	The conte accumula ACC ← A TO Add the a The conte	ents of the tor. CC+x PDF 	OV √ or to the da specified o	z √ ta memor	AC √ y	C √
Description Operation Affected flag(s)	The conte accumula ACC ← A TO Add the a The conte	PDF CC+x PDF ccumulato ents of the the data m	OV √ or to the da specified o	z √ ta memor	AC √ y	C √
Description Operation Affected flag(s) ADDM A,[m] Description	The conte accumula ACC ← A TO Add the a The conte stored in	PDF CC+x PDF ccumulato ents of the the data m	OV √ or to the da specified o	z √ ta memor	AC √ y	C √
Description Operation Affected flag(s) ADDM A,[m] Description Operation	The conte accumula ACC ← A TO Add the a The conte stored in	PDF CC+x PDF ccumulato ents of the the data m	OV √ or to the da specified o	z √ ta memor	AC √ y	C √



AND A,[m]	Logical AN	ID accum	ulator with	data mem	nory						
Description			ator and the s stored in	•		nory perfo					
Operation	$ACC \leftarrow AC$	CC "AND	" [m]								
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
				\checkmark	_						
AND A,x	Logical AN	ID immed	liate data te	o the accu	mulator						
Description	Logical AND immediate data to the accumulator Data in the accumulator and the specified data perform a bitwise logical_AND operat The result is stored in the accumulator.										
Operation	$ACC \leftarrow AC$	CC "AND	″ x								
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
		_	_	\checkmark	_	_					
ANDM A,[m]	Logical AN	ID data m	nemory with	h the accu	mulator						
Description		•	l data mem s stored in	•		ator perfo					
Operation	[m] ← AC0	C "AND"	[m]								
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
				\checkmark	_						
CALL addr	Subroutine	e call									
Description	program c this onto t	ounter inc ne stack.	onditionally rements or The indica at this addi	nce to obta ited addre	in the add	ress of the					
Operation	Stack ← F Program 0	0									
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
		—			_	_					
CLR [m]	Clear data	memory									
Description	The conte	nts of the	specified of	data memo	ory are cle	ared to 0.					
Operation	[m] ← 00⊦										
Affected flag(s)											
	ТО	PDF	OV	Z	AC	С					
	_			_	_						
	L]		1								



CLR [m].i	Clear bit o	of data me	mory			
Description	The bit i c	f the spec	ified data i	memory is	cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			_			_
CLR WDT	Clear Wa	chdog Tin	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). Th	ne power d	lown bit (F
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0	0	_	_	—	_
CLR WDT1	Preclear \	Vatchdog	Timer			
Description	Together of this inst	with CLR \ ruction wit	NDT2, clea hout the of has been	ther precle	arinstruct	ion just se
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0*	0*		—	_	-
CLR WDT2	Preclear	Watchdog	Timer			
CLR WDT2 Description	Together of this ins	with CLR V truction w	Timer NDT1, clea ithout the o has been	other prec	lear instru	ction, sets
Description Operation	Together of this ins	with CLR V truction w instruction 0H*	NDT1, clea	other prec	lear instru	ction, sets
Description	Together of this inst plies this WDT \leftarrow 0	with CLR V truction w instruction $0H^*$ TO $\leftarrow 0^*$	NDT1, clea	other prec	lear instru and the T	ction, sets
Description Operation	Together of this ins plies this WDT \leftarrow 0 PDF and TO	with CLR V truction w instruction $0H^*$ TO $\leftarrow 0^*$ PDF	NDT1, clea	other prec	lear instru	ction, sets
Description Operation	Together of this ins plies this WDT ← 0 PDF and	with CLR V truction w instruction $0H^*$ TO $\leftarrow 0^*$	NDT1, clea ithout the o has been	other prec executed	lear instru and the T	ction, sets O and PD
Description Operation	Together of this ins plies this WDT \leftarrow 0 PDF and TO	with CLR V truction w instruction $0H^*$ $TO \leftarrow 0^*$ PDF 0^*	NDT1, clea ithout the o has been OV	other prec executed	lear instru and the T	ction, sets O and PD
Description Operation Affected flag(s)	Together of this ins plies this WDT \leftarrow 0 PDF and TO 0* Complem Each bit of	with CLR V truction w instruction $0H^*$ $TO \leftarrow 0^*$ PDF 0^* ent data n of the spec	NDT1, clea ithout the o has been OV	z memory is	AC	ction, sets O and PD C complem
Description Operation Affected flag(s)	Together of this ins plies this WDT \leftarrow 0 PDF and TO 0* Complem Each bit of	with CLR V truction w instruction $0H^*$ $TO \leftarrow 0^*$ PDF 0^* ent data n of the spection of the spectin of the spection of	NDT1, clea ithout the o has been OV 	z memory is	AC	ction, sets O and PD C complem
Description Operation Affected flag(s) CPL [m] Description	Together r of this ins plies this WDT \leftarrow 0 PDF and TO 0* Complem Each bit o which pre	with CLR V truction w instruction $0H^*$ $TO \leftarrow 0^*$ PDF 0^* ent data n of the spection of the spectin of the spection of	NDT1, clea ithout the o has been OV 	z memory is	AC	ction, sets O and PD C complem
Description Operation Affected flag(s) CPL [m] Description Operation	Together r of this ins plies this WDT \leftarrow 0 PDF and TO 0* Complem Each bit o which pre	with CLR V truction w instruction $0H^*$ $TO \leftarrow 0^*$ PDF 0^* ent data n of the spection of the spectin of the spection of	NDT1, clea ithout the o has been OV 	z memory is	AC	ction, sets O and PD C complem



CPLA [m]	Complement data memory and place result in the acc	cumulator
Description	Each bit of the specified data memory is logically cor which previously contained a 1 are changed to 0 and vi is stored in the accumulator and the contents of the d	rice-versa. The complement
Operation	$ACC \leftarrow [\overline{m}]$	
Affected flag(s)		
	TO PDF OV Z AC	С
		_
DAA [m]	Decimal-Adjust accumulator for addition	
Description	The accumulator value is adjusted to the BCD (Binary lator is divided into two nibbles. Each nibble is adjust carry (AC1) will be done if the low nibble of the accumu justment is done by adding 6 to the original value if the carry (AC or C) is set; otherwise the original value remain in the data memory and only the carry flag (C) may be	ted to the BCD code and a ulator is greater than 9. The e original value is greater t ains unchanged. The resu
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC}	
	else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C	
Affected flag(s)	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 ← ACC.7~ACC.4+6+AC1,C=1	
Affected flag(s)	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 ← ACC.7~ACC.4+6+AC1,C=1	С
Affected flag(s)	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C	C √
Affected flag(s)	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C	
	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C TO PDF OV Z AC 	
DEC [m]	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C TO PDF OV Z AC 	
DEC [m] Description	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C TO PDF OV Z AC 	
DEC [m] Description Operation	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C TO PDF OV Z AC 	
DEC [m] Description Operation	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C TO PDF OV Z AC 	√ y 1.
DEC [m] Description Operation	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C $\boxed{TO PDF OV Z AC}$ $\boxed{ }$ Decrement data memory Data in the specified data memory is decremented by [m] \leftarrow [m]-1 $\boxed{TO PDF OV Z AC}$	√ y 1.
DEC [m] Description Operation Affected flag(s)	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C TO PDF OV Z AC 	√ y 1. C umulator 1, leaving the result in the a
DEC [m] Description Operation Affected flag(s)	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C $\boxed{TO PDF OV Z AC}$ $\boxed{- - - -}$ Decrement data memory Data in the specified data memory is decremented by [m] \leftarrow [m]-1 $\boxed{TO PDF OV Z AC}$ $\boxed{- - - -}$ Decrement data memory and place result in the accu Data in the specified data memory is decremented by 7	√ y 1. C umulator 1, leaving the result in the a
DEC [m] Description Operation Affected flag(s) DECA [m] Description	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C $\boxed{TO PDF OV Z AC}$ $\boxed{ }$ Decrement data memory Data in the specified data memory is decremented by [m] \leftarrow [m]-1 $\boxed{TO PDF OV Z AC}$ $\boxed{ }$ Decrement data memory and place result in the accu Data in the specified data memory is decremented by 7 tor. The contents of the data memory remain unchanged	√ y 1. C umulator 1, leaving the result in the a
DEC [m] Description Operation Affected flag(s) DECA [m] Description Operation	and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C $\boxed{TO PDF OV Z AC}$ $\boxed{ }$ Decrement data memory Data in the specified data memory is decremented by [m] \leftarrow [m]-1 $\boxed{TO PDF OV Z AC}$ $\boxed{ }$ Decrement data memory and place result in the accu Data in the specified data memory is decremented by 7 tor. The contents of the data memory remain unchanged	√ y 1. C umulator 1, leaving the result in the a



HALT	Enter pow	ver down n	node					
Description	the RAM a		rs are reta	ined. The	WDT and	prescaler	ystem clock. The co are cleared. The pov	
Operation	Program 0 PDF ← 1 TO ← 0	Counter ←	Program	Counter+	1			
Affected flag(s)							_	
	то	PDF	OV	Z	AC	С		
	0	1	_					
INC [m]	Increment	t data men	nory					
Description	Data in th	e specified	l data mer	nory is inc	remented	by 1		
Operation	[m] ← [m]	+1						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С]	
				\checkmark				
							1	
INCA [m]	Increment	t data men	nory and p	lace resul	t in the ac	cumulator		
Description		e specified ontents of					ng the result in the a	ccumula-
Operation	ACC \leftarrow [r	n]+1						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
				\checkmark]	
JMP addr	Directly ju	mp						
Description		am counte passed to			he directly	-specified	address uncondition	nally, and
Operation	Program (Counter \leftarrow	addr					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С]	
					_		_	
MOV A,[m]	Move data	a memory	to the acc	umulator				
Description		-			ory are co	pied to the	accumulator.	
Operation	ACC ← [r				-			
Affected flag(s)	· L.	-						
	ТО	PDF	OV	Z	AC	С]	
							-	
]	

Rev. 1.90



HT48R10A-1/HT48C10-1

MOV A,x	Move imm	nediate da	ta to the a	ccumulato	r	
Description	The 8-bit	data speci	fied by the	code is lo	aded into	the accu
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
					—	
MOV [m],A			tor to data		iad to the	nonified
Description	memories		accumulate	or are cop	ieu lo lite :	specified
Operation	[m] ←AC	C				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			_	_		
			I			
NOP	No opera					
Description			ormed. Ex			ith the n
Operation	Program	Counter ←	- Program	Counter+	1	
Affected flag(s)	TO			7		
	ТО	PDF	OV	Z	AC	С
			1			
OR A,[m]	Logical O	R accumu	lator with c	lata memo	ory	
OR A,[m] Description	-		lator with c lator and th		•	emory (o
	Data in th	ne accumu		ne specifie	ed data me	
	Data in th form a bit	ne accumu	lator and th al_OR ope	ne specifie	ed data me	
Description	Data in th form a bit	ne accumu wise logica	lator and th al_OR ope	ne specifie	ed data me	
Description	Data in th form a bit	ne accumu wise logica	lator and th al_OR ope	ne specifie	ed data me	
Description	Data in th form a bit ACC ← A	ne accumu wise logica ACC ″OR″	lator and th al_OR ope [m]	ne specifie ration. The	ed data me e result is s	stored in
Description Operation Affected flag(s)	Data in th form a bit ACC ← A TO	e accumu wise logica CC "OR" PDF	lator and th al_OR ope [m] OV	The specific ration. The specific $\frac{Z}{}$	AC	stored in
Description Operation Affected flag(s) OR A,x	Data in th form a bit ACC ← A TO Logical O	e accumu wise logica CC "OR" PDF 	lator and th al_OR ope [m] OV ate data to	ne specifi∉ ration. The Z √ the accun	AC 	C
Description Operation Affected flag(s)	Data in th form a bit ACC ← A TO Logical O Data in th	PDF R immedia ne accumu	lator and th al_OR ope [m] OV	the specific ration. The Z √ the accun he specifi	AC 	C
Description Operation Affected flag(s) OR A,x	Data in th form a bit ACC ← A TO Logical O Data in th The resul	PDF R immedia ne accumu	lator and th al_OR ope [m] OV 	the specific ration. The Z √ the accun he specifi	AC 	C
Description Operation Affected flag(s) OR A,x Description	Data in th form a bit ACC ← A TO Logical O Data in th The resul	e accumu wise logica ACC "OR" PDF R immedia ne accumu t is stored	lator and th al_OR ope [m] OV 	the specific ration. The Z √ the accun he specifi	AC 	C
Description Operation Affected flag(s) OR A,x Description Operation	Data in th form a bit ACC ← A TO Logical O Data in th The resul	e accumu wise logica ACC "OR" PDF R immedia ne accumu t is stored	lator and th al_OR ope [m] OV 	the specific ration. The Z √ the accun he specifi	AC 	C
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The resul ACC \leftarrow A	PDF R immedia acc "OR"	lator and th al_OR ope [m] OV ate data to lator and t in the accu x	the specifie Z √ the accun he specifi imulator.	AC 	C C erform a
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bit $ACC \leftarrow A$ TO Logical O Data in the The resul $ACC \leftarrow A$ TO TO	PDF R immedia cC "OR" R immedia t is stored CC "OR" PDF	lator and the al_OR ope [m] OV OV ate data to lator and the accurate of the ac	the specific Z the accum he specific imulator. Z 	AC AC AC AC AC AC AC	C C erform a
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A TO TO Logical O	PDF R immedia CC "OR" PDF R immedia t is stored CC "OR" PDF R accumut t is stored	lator and the al_OR ope [m] OV OV ate data to lator and the accurate of the ac	the accun	AC AC AC AC AC AC AC AC AC AC	C C erform a C
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bit $ACC \leftarrow A$ TO Logical O Data in the The result $ACC \leftarrow A$ TO TO Logical O Data in the	R data me he data me	lator and the al_OR ope [m] OV OV ate data to lator and the accurate of the ac	the accun ration. The Z the accun he specifi imulator. Z the accun e of the o	AC A	C C erform a C C
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the form a bit $ACC \leftarrow A$ TO Logical O Data in the The resul $ACC \leftarrow A$ TO Logical O Data in the bitwise logical O	PDF PDF R immedia CC "OR" PDF R immedia cc "OR" PDF R immedia cc "OR" PDF R data me he data me he data me	lator and the al_OR operation. The accuracy with a comparation. The accuracy operation. The accuracy operation. The accuracy operation. The accuracy operation. The accuracy operation are accurately as a complex operation operation. The accuracy operation are accuracy operation. The accuracy operation are accurately as a complex operation operation. The accuracy operation are accurately as a complex operation are accurately as a complex operation. The accuracy operation are accurately as a complex operation. The accurately as a complex operation are accurately as a complex operation are accurately as a complex operation are accurately as a complex operation. The accurately as a complex operation are accurate	the accun ration. The Z the accun he specifi imulator. Z the accun e of the o	AC A	C C erform a C C
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the form a bit $ACC \leftarrow A$ TO Logical O Data in the The resul $ACC \leftarrow A$ TO Logical O Data in the bitwise logical O	R data me he data me	lator and the al_OR operation. The accuracy with a comparation. The accuracy operation. The accuracy operation. The accuracy operation. The accuracy operation. The accuracy operation are accurately as a complex operation operation. The accuracy operation are accuracy operation. The accuracy operation are accurately as a complex operation operation. The accuracy operation are accurately as a complex operation are accurately as a complex operation. The accuracy operation are accurately as a complex operation. The accurately as a complex operation are accurately as a complex operation are accurately as a complex operation are accurately as a complex operation. The accurately as a complex operation are accurate	the accun ration. The Z the accun he specifi imulator. Z the accun e of the o	AC A	C C erform a C C
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the form a bit $ACC \leftarrow A$ TO Logical O Data in the The resul $ACC \leftarrow A$ TO Logical O Data in the bitwise lo [m] $\leftarrow AC$	PDF PDF R immedia cC "OR" PDF R immedia cc "OR" PDF R accumu t is stored C "OR" [m	lator and the al_OR operation of the al_OR operation.	the accun he specific $\frac{Z}{}$ the accun he specific imulator. $\frac{Z}{}$ the accun e of the of The result	AC AC AC AC AC AC AC AC AC AC	C C erform a C C ories) ar n the da
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the form a bit $ACC \leftarrow A$ TO Logical O Data in the The resul $ACC \leftarrow A$ TO Logical O Data in the bitwise logical O	PDF PDF R immedia CC "OR" PDF R immedia cc "OR" PDF R immedia cc "OR" PDF R data me he data me he data me	lator and the al_OR operation. The accuracy with a comparation. The accuracy operation. The accuracy operation. The accuracy operation. The accuracy operation. The accuracy operation are accurately as a complex operation operation. The accuracy operation are accuracy operation. The accuracy operation are accurately as a complex operation operation. The accuracy operation are accurately as a complex operation are accurately as a complex operation. The accuracy operation are accurately as a complex operation. The accurately as a complex operation are accurately as a complex operation are accurately as a complex operation are accurately as a complex operation. The accurately as a complex operation are accurate	the accun ration. The Z the accun he specifi imulator. Z the accun e of the o	AC A	C C erform a C C



Description The program counter is restored from the stack. This is a 2-c Operation Program Counter \leftarrow Stack Affected flag(s) \overline{TO} PDF OV Z AC C RET A,x Return and place immediate data in the accumulator Description The program counter is restored from the stack and the accumulator Description Program Counter \leftarrow Stack AC C - Operation Program Counter \leftarrow Stack AC C - Affected flag(s) \overline{TO} PDF OV Z AC C RETI Return from interrupt Description The program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. Operation Program Counter \leftarrow Stack EMI EMI bit.	RET	Return fro	m subrou	tine			
Affected flag(s) TO PDF OV Z AC C - - - - - - - - RET A,x Return and place immediate data in the accumulator Description The program counter is restored from the stack and the accum fiel 8-bit immediate data. Operation Program Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s) TO PDF OV Z AC C RETI Return from interrupt Description The program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. Operation Program Counter \leftarrow Stack Operation Program Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s) TO PDF OV Z AC C RL [m] Rotate data memory left Description The contents of the specified data memory are rotated 1 bit left Iffected flag(s) TO PDF OV Z AC C	Description	The progr	am counte	er is restor	ed from th	e stack. T	his is a 2-
TOPDFOVZACC $ -$ RET A,xReturn and place immediate data in the accumulatorDescriptionThe program counter is restored from the stack and the accum fied 8-bit immediate data.OperationProgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s) \overline{TO} PDFOVZACC $ -$ RETIReturn from interruptDescriptionThe program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s) \overline{TO} PDFOVZACC $ -$ RL [m]Rotate data memory leftDescriptionThe contents of the specified data memory (i=0~6) [m].0 \leftarrow [m].7Affected flag(s)RLA [m]Rotate data memory left and place result in the accumulator DescriptionPDFOVZACC $ -$ RLA [m]Rotate data memory left and place result in the accumulator Data in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)TOPDFOVZACC $ -$ Operation $\Delta CC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0$	Operation	Program	Counter ←	Stack			
Image: Constraint of the second state	Affected flag(s)						
Description The program counter is restored from the stack and the accumined field 8-bit immediate data. Operation Program Counter \leftarrow Stack Affected flag(s) TO PDF OV Z AC C Image: mail of the stack of t		ТО	PDF	OV	Z	AC	С
Description The program counter is restored from the stack and the accumined field 8-bit immediate data. Operation Program Counter \leftarrow Stack Affected flag(s) TO PDF OV Z AC C Image: the program counter \leftarrow Stack ACC $\leftarrow x$ ACC $\leftarrow x$ Affected flag(s) Image: the program counter is restored from the stack, and interrupt Description The program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. Operation Program Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s) TO PDF OV Z AC C Image: the program counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s) Image: the program counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s) TO PDF OV Z AC C Image: the program counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s) Image: the program counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s) TO PDF OV Z AC C Image: the program counter $\leftarrow $ Stack EMI $\leftarrow 1$ Image: the program counter $\leftarrow $ Stack EMI $\leftarrow 1$ Affected flag(s) Image: th			—	—	—	—	_
field 8-bit immediate data. Operation Program Counter \leftarrow Stack Affected flag(s) TO PDF OV Z AC C RETI Return from interrupt Description The program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. Operation Program Counter \leftarrow Stack EMI \leftarrow 1 Affected flag(s) TO PDF OV Z AC C RL [m] Rotate data memory left Poscription The contents of the specified data memory are rotated 1 bit left Operation [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow [m].7 Affected flag(s) TO PDF OV Z AC C Image: Compute the specified data memory is rotated 1 bit left with bit 7 To trated result in the accumulator Description Data in the specified data memory is rotated 1 bit left with bit 7 RLA [m] Rotate data memory left and place result in the accumulator Description Data in the specified data memory is rotated 1 bit left with bit 7 Description Data in the specified data memory is rotated 1 bit left with bit 7 To rotated result in the accumulator. The contents of the data memory (i=0~6) Description<	RET A,x	Return an	d place in	nmediate d	lata in the	accumula	tor
Affected flag(s) TO PDF OV Z AC C Image: model of the standard stress of the standard stress of the standard stress of the stress of	Description				ed from the	stack and	I the accur
TOPDFOVZACC $ -$ RETIReturn from interruptDescriptionThe program counter is restored from the stack, and interruptEMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow StackEMI \leftarrow 1Affected flag(s)TOPDFOVZACC $ -$ RL [m]Rotate data memory leftDescriptionThe contents of the specified data memory are rotated 1 bit leftOperation[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)(m].0 \leftarrow [m].7Affected flag(s)TOPDFOVZRLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory left and place result in the accumulatorOperationACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)TOPDFOVZACTOPDFOVZACC	Operation			- Stack			
Image: Constraint of the state in the specified data memory is rotated 1 bit left with bit 2 and 1 bit left with bit	Affected flag(s)						
DescriptionThe program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s) \overline{TO} PDFOVZACC $ -$ RL [m] Rotate data memory leftDescriptionThe contents of the specified data memory are rotated 1 bit leftOperation[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow [m].7Affected flag(s) \overline{TO} PDFOVZACC $ -$ RLA [m] Rotate data memory left and place result in the accumulator DescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s) \overline{TO} PDFOVZACC		ТО	PDF	OV	Z	AC	С
DescriptionThe program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s) \overline{TO} PDFOVZACC $ -$ RL [m] Rotate data memory leftDescriptionThe contents of the specified data memory are rotated 1 bit leftOperation[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow [m].7Affected flag(s) \overline{TO} PDFOVZACC $ -$ RLA [m] Rotate data memory left and place result in the accumulator DescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s) \overline{TO} PDFOVZACC							_
EMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s) \overline{TO} PDFOVZACC $ -$ RL [m]Rotate data memory leftDescriptionThe contents of the specified data memory are rotated 1 bit leftOperation[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)[m].0 \leftarrow [m].7Affected flag(s) \overline{TO} PDFOVZACC $ -$ RLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memoryOperationACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s) \overline{TO} PDFOVZACC	RETI	Return fro	om interrup	ot			
EMI \leftarrow 1 Affected flag(s) TO PDF OV Z AC C - - - - - - RL [m] Rotate data memory left Description The contents of the specified data memory are rotated 1 bit left Operation [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow [m].7 Affected flag(s) TO PDF OV Z AC C - - - - - - - RLA [m] Rotate data memory left and place result in the accumulator Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) Depration ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7 Affected flag(s) TO PDF OV Z AC C TO PDF OV Z AC C C C C C C C C C C C C C C C C C	Description						
TOPDFOVZACCRL [m]Rotate data memory leftDescriptionThe contents of the specified data memory are rotated 1 bit leftOperation[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)[m].0 \leftarrow [m].7Affected flag(s)TOPDFOVZACCRLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)TOPDFOVZACC	Operation	-	Counter ←	- Stack			
RL [m] Rotate data memory left Description The contents of the specified data memory are rotated 1 bit left Operation [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow [m].7 Affected flag(s) TO PDF OV Z AC C $ -$ RLA [m] Rotate data memory left and place result in the accumulator Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 (i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7 Affected flag(s) TO PDF OV Z AC C	Affected flag(s)						
DescriptionThe contents of the specified data memory are rotated 1 bit leftOperation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $_ _ _ _ _ _ _ _ _ _ _ _ _$ RLA [m] Rotate data memory left and place result in the accumulator DescriptionDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory $ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $ACC.0 \leftarrow [m].7$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$		ТО	PDF	OV	Z	AC	С
DescriptionThe contents of the specified data memory are rotated 1 bit leftOperation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $_ _ _ _ _ _ _ _ _ _ _$ RLA [m] Rotate data memory left and place result in the accumulator DescriptionDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 $\leftarrow [m].7$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $\boxed{TO PDF OV Z AC C}$							
Operation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $- - - - -$ RLA [m] Rotate data memory left and place result in the accumulator DescriptionDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s) $\boxed{TO PDF OV Z AC C}$	RL [m]	Rotate da	ta memor	y left			
Implies the interval of the in	Description	The conte	nts of the s	specified d	ata memo	ry are rota	ted 1 bit le
TOPDFOVZACCRLA [m]Rotate data memory left and place result in the accumulator Data in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data me MoperationData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data me MoperationOperationACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)TOPDFOVZACC	Operation].i:bit i of tl	he data m	emory (i=0)~6)
RLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)TOPDFOVZACC	Affected flag(s)						
DescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)TOPDFOVZACC		ТО	PDF	OV	Z	AC	С
DescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)TOPDFOVZACC							_
OperationACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)TOPDFOVZACC	RLA [m]	Rotate da	ta memor	y left and p	place resul	t in the ac	cumulator
ACC.0 \leftarrow [m].7 Affected flag(s) TO PDF OV Z AC C	Description		•		•		
TO PDF OV Z AC C	Operation	. ,		m].i:bit i of	^t the data r	memory (i=	=0~6)
	Affected flag(s)						
		ТО	PDF	OV	Z	AC	С
		_	—	—	—	—	_



RLC [m]	Rotate da	ta memor	y left throu	gh carry				
Description			•		•		are rotated 1 bit 0 position.	bit left. Bit 7
Operation	[m].(i+1) ∢ [m].0 ← C C ← [m].7	;].i:bit i of tl	ne data m	emory (i=0)~6)		
Affected flag(s)							7	
	то	PDF	OV	Z	AC	С	_	
			—	_		\checkmark		
RLCA [m]	Rotate lef	t through	carry and p	lace resu	It in the ac	cumulato	r	
Description	Data in the	e specified	l data mem	ory and th	e carry fla	g are rota	ed 1 bit left. Bi	t 7 replaces t
	•			-		•	n. The rotated ain unchange	
Operation	ACC.(i+1)) ← [m].i; [m].i:bit i of	the data	memory (i:	=0~6)		
	ACC.0 ←							
	C ← [m].7	,						
Affected flag(s)		005		7			7	
	ТО	PDF	OV	Z	AC	C	_	
						\checkmark		
Description Operation			speemea a		.,		ght with bit 0 rc	
Operation			ı].i:bit i of tl	ne data m	emory (i=0)~6)		
	[m].1 ← [n [m].7 ← [r].i:bit i of tl	ne data m	emory (i=0)~6)		
			I].i:bit i of th	ne data m	emory (i=0)~6) C]	
	[m].7 ← [r	m].0						
Affected flag(s)	[m].7 ← [r TO —	n].0 PDF		Z	AC]	
Affected flag(s) RRA [m] Description	[m].7 ← [r TO — Rotate rig Data in th	n].0 PDF — ht and pla e specified	OV — ce result ir	Z — n the accu nory is rot	AC — mulator ated 1 bit r	C —	 bit 0 rotated in	-
Affected flag(s)	[m].7 ← [r TO — Rotate rig Data in th the rotate	n].0 PDF ht and pla e specified d result in - [m].(i+1);	OV — ce result ir	Z — n the accu nory is rot ulator. The	AC — mulator ated 1 bit i contents o	C — ight with) bit 0 rotated in memory rema	-
Affected flag(s) RRA [m] Description Operation	[m].7 ← [r TO Rotate rig Data in th the rotate ACC.(i) ←	n].0 PDF ht and pla e specified d result in - [m].(i+1);	OV — ce result ir d data men the accumu	Z — n the accu nory is rot ulator. The	AC — mulator ated 1 bit i contents o	C — ight with		-
Affected flag(s) RRA [m] Description Operation	[m].7 ← [r TO Rotate rig Data in th the rotate ACC.(i) ←	n].0 PDF ht and pla e specified d result in - [m].(i+1);	OV — ce result ir d data men the accumu	Z — n the accu nory is rot ulator. The	AC — mulator ated 1 bit i contents o	C — ight with		-
Affected flag(s) RRA [m] Description Operation	[m].7 ← [r TO - Rotate rig Data in th the rotate ACC.(i) ← ACC.7 ←	n].0 PDF ht and pla e specified d result in - [m].(i+1); [m].0	OV — ce result ir d data men the accumu ; [m].i:bit i d	Z — n the accu nory is rot ulator. The of the data	AC — mulator ated 1 bit i contents o i memory	C — ight with of the data (i=0~6)		-
Affected flag(s) RRA [m] Description Operation Affected flag(s)	[m].7 \leftarrow [r TO — Rotate rig Data in th the rotate ACC.(i) \leftarrow ACC.7 \leftarrow TO —	n].0 PDF ht and pla e specified d result in - [m].(i+1); [m].0 PDF 	OV — ce result ir d data men the accumu ; [m].i:bit i d	Z — n the accu nory is rot ulator. The of the data Z —	AC — mulator ated 1 bit i contents o i memory	C — ight with of the data (i=0~6)		-
Affected flag(s) RRA [m] Description	[m].7 ← [r TO 	n].0 PDF ht and pla e specified d result in f - [m].(i+1); [m].0 PDF 	OV 	Z — the accu nory is rot ulator. The of the data Z ugh carry data men	AC mulator ated 1 bit i contents of memory AC hory and the	C of the data (i=0~6) C 		ain unchange
Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m]	[m].7 ← [r TO TO Rotate rig Data in th the rotate ACC.(i) ← ACC.7 ← TO TO Rotate da The conte right. Bit 0	m].0 PDF ht and pla e specified d result in f - [m].(i+1); [m].0 PDF 	OV 	Z — the accu nory is rot ulator. The of the data Z ugh carry data men pit; the orig	AC mulator ated 1 bit i contents of memory AC hory and the ginal carry	C 	memory rema	ain unchange
Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description	[m].7 ← [r TO TO Rotate rig Data in th the rotated ACC.(i) ← ACC.7 ← TO TO C Rotate da The conte right. Bit C [m].i ← [r [m].7 ← C	m].0 PDF ht and pla e specified d result in f - [m].(i+1); [m].0 PDF 	OV 	Z — the accu nory is rot ulator. The of the data Z ugh carry data men pit; the orig	AC mulator ated 1 bit i contents of memory AC hory and the ginal carry	C 	memory rema	ain unchange
Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation	[m].7 ← [r TO TO Rotate rig Data in th the rotated ACC.(i) ← ACC.7 ← TO TO C Rotate da The conte right. Bit C [m].i ← [r [m].7 ← C	m].0 PDF ht and pla e specified d result in f - [m].(i+1); [m].0 PDF 	OV 	Z — the accu nory is rot ulator. The of the data Z ugh carry data men pit; the orig	AC mulator ated 1 bit i contents of memory AC hory and the ginal carry	C 	memory rema	ain unchange
Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation	[m].7 ← [r TO TO Rotate rig Data in th the rotated ACC.(i) ← ACC.7 ← TO Rotate da The conte right. Bit C [m].i ← [m] [m].7 ← C C ← [m].C	m].0 PDF ht and pla e specified d result in f - [m].(i+1); [m].0 PDF 	OV 	Z — the accu nory is rot ulator. The of the data Z ugh carry data men bit; the original ne data m	AC mulator ated 1 bit i contents of memory AC — hory and the ginal carry emory (i=0)	C 	memory rema	ain unchange



RRCA [m]	Rotate ric	ht through	carry and	nlace res	sult in the a	ocumulat	or
Description	-	-	•	-			ated 1 bit right. Bit 0 repla
Description	the carry	bit and the	original ca	arry flag is	rotated inte	o the bit 7	position. The rotated result remain unchanged.
Operation	ACC.i ←	[m].(i+1); [m].i:bit i of	the data	memory (i=	=0~6)	
	ACC.7 ← C ← [m].(
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С]
		_					_
SBC A,[m]	Subtract	data memo	ory and ca	rry from th	ne accumu	lator	
Description			•		ory and the		nent of the carry flag are s nulator.
Operation	$ACC \leftarrow A$.CC+[m]+0	0				
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	7
			\checkmark		\checkmark		
SBCM A,[m]	Subtract	data memo	ory and ca	rry from th	ne accumu	lator	
Description							nent of the carry flag are
·	tracted fro	om the acc	umulator,	leaving th	e result in	the data r	nemory.
Operation	$[m] \leftarrow AC$	C+[m]+C					
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
	_	_	\checkmark	\checkmark		\checkmark	
SDZ [m]	Skip if de	crement da	ata memoi	ry is 0			_
Description	The conte	ents of the	specified d	ata memo	ory are deci	remented	by 1. If the result is 0, the
						-	on, fetched during the cur
							aced to get the proper inst
Operation					the next in	Struction	
•	Зкір II ([П	n]–1)=0, [m	ı] ← ([m]–	1)			
Affected flag(s)	то	DDE	0)/	7	4.0	0	7
	ТО	PDF	OV	Z	AC	С	_
SDZA [m]	Decreme	nt data me	mory and	place res	ult in ACC,	skip if 0	
Description			•		•		by 1. If the result is 0, the
							but the data memory remainder the data memory remains the current instruction of the current instructi
	execution	, is discare	ded and a	dummy cy	-	aced to ge	et the proper instruction (2
Operation	,	n]–1)=0, A				/	
Affected flag(s)	k ([ii	, ., ., <i>.</i> , , ,	([]	- /			
	ТО	PDF	OV	Z	AC	С	7
				_		-	-

Rev. 1.90



SET [m]	Set data	memory					
Description	Each bit o	of the spec	ified data	memory is	s set to 1.		
Operation	[m] ← FF	н					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_		_		
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data men	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
SIZ [m]	Skin if inc	romont da	ita memor	vic 0			
Description	•			•	orv are inc	remented	by 1. If the result is 0, the fol-
Description	lowing in: dummy c	struction, f	fetched du laced to ge	iring the c	urrent inst	truction ex	ecution, is discarded and a des). Otherwise proceed with
Operation	Skip if ([n	n]+1)=0, [n	n] ← ([m]+	1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_	_	_	_	_	_	
CI74 []	Incremen	t data mar				olvin if O	
SIZA [m] Description				blace resul		-	by 1. If the result is 0, the next
Description	instruction mains un struction	n is skippe changed. I execution	ed and the f the result , is discar	e result is s t is 0, the fo rded and	stored in t ollowing in a dummy	he accumi struction, f	fetched during the current in- replaced to get the proper loction (1 cycle).
Operation	Skip if ([n	n]+1)=0, A	CC ← ([m]]+1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				_	_	_	
CN7 [m] :	Okin if hit	i of the de	to momon	is not 0			
SNZ [m].i Description			ita memory		0 the next	tinctructio	n is skipped. If bit i of the data
Description	memory i is discard	s not 0, the ed and a d	e following lummy cyc	instruction	n, fetched o ced to get i	during the o	current instruction execution, instruction (2 cycles). Other-
Operation	Skip if [m].i≠0					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
			_		_	—	



SUB A,[m]	Subtract	data memo	ory from th	e accumul	lator			
Description		ified data n he accumu		subtracted	from the c	contents of	the accumulator, leaving	the
Operation	$ACC \leftarrow A$	ACC+[m]+1						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_	_	\checkmark	\checkmark	\checkmark	\checkmark		
SUBM A,[m]	Subtract	data memo	ory from th	e accumul	lator			
Description	•	ified data n he data me		subtracted	from the c	contents of	the accumulator, leaving	the
Operation Affected flag(s)	[m] ← AC	C+[m]+1						
	ТО	PDF	OV	Z	AC	С		
			\checkmark	\checkmark		\checkmark		
SUB A,x	Subtract	immediate	data from	the accum	nulator			
Description	The imme	ediate data	specified	by the code	e is subtrac	cted from t	he contents of the accum	ula-
Operation		ng the resu	it in the ac	cumulator	•			
	$ACC \leftarrow A$	ACC+X+1						
Affected flag(s)	то	005	01/	7		0]	
	ТО	PDF	OV	Z	AC	C		
			\checkmark	\checkmark				
SWAP [m]	Swap nib	bles within	the data r	nemory				
Description		order and h	-	nibbles of	the specif	ied data m	nemory (1 of the data mer	mo-
Operation	[m].3~[m]].0 ↔ [m].7	′~[m].4					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
SWAPA [m]	Swap dat	a memory	and place	result in t	he accumi	ulator		
Description	The low-o	order and h	igh-order i	nibbles of t	he specifie	ed data me	emory are interchanged, v	writ-
			-				emory remain unchange	
Operation								
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
				_	_			
			_]	



SZ [m]	Skip if da	ta memory	is 0				
Description	the curre	nt instruction	on executi	on, is disc	arded and	l a dummy	ng instruction, fetched during cycle is replaced to get the kt instruction (1 cycle).
Operation	Skip if [m]=0					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
074 []	Maria dat			Lin :6 0			
SZA [m]		a memory				ad to the a	an un ulatar littha contanta in
Description	0, the foll and a dur	owing inst	ruction, fet	tched durin d to get the	ng the cur	rent instru	accumulator. If the contents is ction execution, is discarded 2 cycles). Otherwise proceed
Operation	Skip if [m]=0					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
SZ [m].i		i of the da	-				
Description	instructio		n, is discar	ded and a	dummy cy	cle is repla	on, fetched during the current aced to get the proper instruc- 1 cycle).
Operation	Skip if [m].i=0					
Affected flag(s)							
	то —	PDF	OV —	Z 	AC	C 	
TABRDC [m]	Move the	ROM cod	e (current	page) to T	BLH and o	data memo	ory
Description							able pointer (TBLP) is moved o TBLH directly.
Operation		OM code (le ROM code	• •	e)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_	_	_	_	
TABRDL [m]	Move the	ROM code	e (last nac	e) to TRL	H and data	memory	-
Description				,		-	e pointer (TBLP) is moved to
Beeenpiten		memory ar					
Operation		OM code (le ROM code	• /	e)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	




XOR A,[m]	Logical XC	R accum	ulator with	data men	nory			
Description	Data in the sive_OR o						form a bitwise logical Excl or.	u-
Operation	$ACC \leftarrow AC$	CC "XOR"	[m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_		\checkmark				
XORM A,[m]	Logical XC)R data m	emory with	n the accu	imulator			
Description						•	form a bitwise logical Excl The 0 flag is affected.	u-
Operation	[m] ← AC0	C "XOR" [m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_		_	\checkmark		_		
XOR A,x	Logical XC	R immed	iate data te	o the accu	ımulator			
Description	Data in the eration. Th			•	•		ise logical Exclusive_OR o affected.	p-
Operation	$ACC \leftarrow AC$	CC "XOR"	x					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		


 $\sqrt{}$



Package Information

24-pin SKDIP (300mil) Outline Dimensions






Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	1235	_	1265
В	255		265
С	125		135
D	125	_	145
E	16		20
F	50		70
G	_	100	
Н	295		315
I	345	_	360
α	0°	_	15°



24-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil		
	Min.	Nom.	Max.
А	394	_	419
В	290		300
С	14		20
C′	590	_	614
D	92		104
E	_	50	_
F	4	_	_
G	32	_	38
Н	4	_	12
α	0°		10°



Product Tape and Reel Specifications

Reel Dimensions




SOP 24W

Symbol	Description	Dimensions in mm
A	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



Carrier Tape Dimensions



SOP 24W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
В0	Cavity Width	15.9±0.1
K0	Cavity Depth	3.1±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	21.3



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999

Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office) 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright $\ensuremath{\textcircled{O}}$ 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.