## HMPS-282x Series MiniPak Surface Mount RF Schottky Barrier Diodes

# **Data Sheet**

## Description/Applications

These ultra-miniature products represent the blending of Avago Technologies' proven semiconductor and the latest in leadless packaging. This series of Schottky diodes is the most consistent and best all-round device available, and finds applications in mixing, detecting, switching, sampling, clamping and wave shaping at frequencies up to 6 GHz. The MiniPak package offers reduced parasitics when compared to conventional leaded diodes, and lower thermal resistance.

The HMPS-282x family of diodes offers the best all-around choice for most applications, featuring low series resistance, low forward voltage at all current levels and good RF characteristics.


Note that Avago's manufacturing techniques assure that dice found in pairs and quads are taken from adjacent sites on the wafer, assuring the highest degree of match.

Minipak 1412 is a ceramic based package, while Minipak QFN is a leadframe based package.


## Features

- Surface mount MiniPak package
- Better thermal conductivity for higher power dissipation
- Single and dual versions
- Matched diodes for consistent performance
- Low turn-on voltage (as low as 0.34 V at 1 mA)
- Low FIT (Failure in Time) rate\*
- Six-sigma quality level
- For more information, see the Surface Mount Schottky Reliability Data Sheet.

### Package Lead Code Identification (Top View)



### Pin Connections and Package Marking



Notes:

1. Package marking provides orientation and identification.

2. See "Electrical Specifications" for appropriate package marking.



#### HMPS-282x Series Absolute Maximum Ratings<sup>[1]</sup>, $T_C = 25^{\circ}C$

Symbol	Parameter	Units	MiniPak 1412/ MiniPak QFN
lf	Forward Current (1 µs pulse)	А	1
P <sub>IV</sub>	Peak Inverse Voltage	V	15
Tj	Junction Temperature	°C	150
T <sub>stg</sub>	Storage Temperature	°C	-65 to +150
θ <sub>jc</sub>	Thermal Resistance <sup>[2]</sup>	°C/W	150

Notes:

1. Operation in excess of any one of these conditions may result in permanent damage to the device.

2.  $T_C = +25^{\circ}C$ , where  $T_C$  is defined to be the temperature at the package pins where contact is made to the circuit board.

#### MiniPak 1412

#### **Electrical Specifications,** $T_C = +25^{\circ}C$ , Single Diode<sup>[4]</sup>

Part Number HMPS-	Package Marking Code	Lead Code	Configuration	Minimum Breakdown Voltage V <sub>BR</sub> (V)	Maximum Forward Voltage V <sub>F</sub> (mV)	Maximu Forware Voltage V <sub>F</sub> (V) @	d	Maximu Reverse Leakage I <sub>R</sub> (nA) @	!	Maximum Capacitance C <sub>T</sub> (pF)	Typical Dynamic Resistance R <sub>D</sub> (Ω) <sup>[4]</sup>
2820	L	0	Single	15	340	0.5	10	100	1	1.0	12
Test Cor	nditions			I <sub>R</sub> = 100 μΑ	$I_F = 1$ mA <sup>[1]</sup>					$V_F = 0 V$ f = 1 MHz <sup>[2]</sup>	I <sub>F</sub> = 5 mA

Notes:

1.  $\Delta V_F$  for diodes in pairs is 15 mV maximum at 1 mA.

2.  $\Delta C_{TO}$  for diodes in pairs is 0.2 pF maximum.

3. Effective carrier lifetime ( $\tau$ ) for all these diodes is 100 ps maximum measured with Krakauer method at 5 mA.

4.  $R_D = R_S + 5.2\Omega$  at 25°C and  $I_f = 5$  mA.

#### MiniPak QFN Electrical Specifications, $T_C = +25^{\circ}C$ , Single Diode<sup>[4]</sup>

Part Number HMPS-	Package Marking Code	Lead Code	Configuration	Minimum Breakdown Voltage V <sub>BR</sub> (V)	Maximum Forward Voltage V <sub>F</sub> (mV)	Maximu Forward Voltage V <sub>F</sub> (V) @	l	Maximu Reverse Leakage I <sub>R</sub> (nA) @	2	Maximum Capacitance C <sub>T</sub> (pF)	Typical Dynamic Resistance R <sub>D</sub> (Ω) <sup>[4]</sup>
2822 2825	3 2	2 5	Anti-parallel Parallel	15	340	0.5	10	100	1	1.0	12
Test Con	ditions			I <sub>R</sub> = 100 μΑ	$I_F = 1$ mA <sup>[1]</sup>					$V_F = 0 V$ f = 1 MHz <sup>[2]</sup>	I <sub>F</sub> = 5 mA

Notes:

1.  $\Delta V_F$  for diodes in pairs is 15 mV maximum at 1 mA.


2.  $\Delta C_{TO}$  for diodes in pairs is 0.2 pF maximum.

3. Effective carrier lifetime ( $\tau$ ) for all these diodes is 100 ps maximum measured with Krakauer method at 5 mA.

4.  $R_D = R_S + 5.2\Omega$  at 25°C and  $I_f = 5$  mA.

#### ESD WARNING: Handling Precautions Should Be Taken To Avoid Static Discharge.

## Linear Equivalent Circuit Model Diode Chip



R<sub>S</sub> = series resistance (see Table of SPICE parameters)

C<sub>i</sub> = junction capacitance (see Table of SPICE parameters)

$$R_{j} = \frac{8.33 \times 10^{-5} \text{ nT}}{I_{b} + I_{s}}$$

where

I<sub>b</sub> = externally applied bias current in amps

 $I_s$  = saturation current (see table of SPICE parameters)


T = temperature, °K

n = ideality factor (see table of SPICE parameters)


#### **SPICE Parameters**


Parameter	Units	HMPS-282x
Bv	V	15
C <sub>J0</sub>	pF	0.7
E <sub>G</sub>	eV	0.60
I <sub>BV</sub>	А	1E-4
ls	А	2.2E-8
Ν		1.08
Rs	Ω	8.0
P <sub>B</sub>	V	0.65
P <sub>T</sub>		2
М		0.5

## MiniPak 1412 Linear Circuit Model of the Diode's Package




## Minipak QFN Linear Circuit Model of the Diode's Package





Anti-Parallel diode package (HMPx-x8x2)

#### MiniPak 1412 HMPS-282x Series Typical Performance








Figure 1. Forward Current vs. Forward Voltage at Temperatures.








Figure 3. Total Capacitance vs. Reverse Voltage at 1MHz




Figure 4. Dynamic Resistance vs. Forward




Figure 5. Typical Vf Match, Series Pairs and Quads at Mixer Bias Levels.




Figure 6. Typical Vf Match, Series Pairs at Detector Bias Levels.




Figure 7. Typical Output Voltage vs. Input Power, Small Signal Detector Operating at 850 MHz.




Figure 8. Typical Output Voltage vs. Input Power, Large Signal Detector Operating at 915 MHz.






Figure 9. Typical Conversion Loss vs. L.O. Drive, 2.0 GHz (Ref AN997).






### MiniPak QFN HMPS-2825 Series Typical Performance

 $T_c = 25^{\circ}C$  (unless otherwise noted), Single Diode








Figure 10. Forward Current vs. Forward Voltage at Temperatures.




Figure 12. Total Capacitance vs. Reverse Voltage at 1MHz




Figure 13. Dynamic Resistance vs. Forward Current.





Figure 16. Typical Conversion Loss vs. L.O. Drive, 2.0 GHz (Ref AN997).








Figure 15. Typical Vf Match, Series Pairs at Detector Bias Levels.

#### **Assembly Information**

The MiniPak diode is mounted to the PCB or microstrip board using the pad pattern shown in Figure 17.




Figure 17. PCB Pad Layout, MiniPak (dimensions in mm).

This mounting pad pattern is satisfactory for most applications. However, there are applications where a high degree of isolation is required between one diode and the other is required. For such applications, the mounting pad pattern of Figure 18 is recommended.




Figure 18. PCB Pad Layout, High Isolation MiniPak (dimensions in mm).

This pattern uses four via holes, connecting the crossed ground strip pattern to the ground plane of the board.

#### **SMT Assembly**


Reliable assembly of surface mount components is a complex process that involves many material, process, and equipment factors, including: method of heating (e.g., IR or vapor phase reflow, wave soldering, etc.) circuit board material, conductor thickness and pattern, type of solder alloy, and the thermal conductivity and thermal mass of components. Components with a low mass, such as the MiniPak package, will reach solder reflow temperatures faster than those with a greater mass.


After ramping up from room temperature, the circuit board with components attached to it (held in place with solder paste) passes through one or more preheat zones. The preheat zones increase the temperature of the board and components to prevent thermal shock and begin evaporating solvents from the solder paste. The reflow zone briefly elevates the temperature sufficiently to produce a reflow of the solder.

The rates of change of temperature for the ramp-up and cool-down zones are chosen to be low enough to not cause deformation of the board or damage to components due to thermal shock. The maximum temperature in the reflow zone ( $T_{MAX}$ ) should not exceed 255°C.

These parameters are typical for a surface mount assembly process for Avago diodes. As a general guideline, the circuit board and components should be exposed only to the minimum temperatures and times necessary to achieve a uniform reflow of solder.


## MiniPak 1412 Outline Drawing





Dimensions are in millimeters (inches)


## **MiniPak QFN Outline Drawing**




## **Ordering Information**

Part Number	No. of Devices	Container		
HMPS-282x-TR2	10000	13″ Reel		
HMPS-282x-TR1	3000	7″ Reel		
HMPS-282x-BLK	100	antistatic bag		


#### **Device Orientation**





Note: "AA" represents package marking code. Package marking is right side up with carrier tape perforations at top. Conforms to Electronic Industries RS-481, "Taping of Surface Mounted Components for Automated Placement." Standard quantity is 3,000 devices per reel.





	DESCRIPTION	SYMBOL	SIZE (mm)	SIZE (INCHES)
CAVITY	LENGTH WIDTH DEPTH PITCH BOTTOM HOLE DIAMETER	A <sub>0</sub> B <sub>0</sub> K <sub>0</sub> P D <sub>1</sub>	$\begin{array}{rrrr} 1.40 & \pm 0.05 \\ 1.63 & \pm 0.05 \\ 0.80 & \pm 0.05 \\ 4.00 & \pm 0.10 \\ 0.80 & \pm 0.05 \end{array}$	$\begin{array}{llllllllllllllllllllllllllllllllllll$
PERFORATION	DIAMETER PITCH POSITION	D P <sub>0</sub> E	$\begin{array}{rrr} 1.50 & \pm \ 0.10 \\ 4.00 & \pm \ 0.10 \\ 1.75 & \pm \ 0.10 \end{array}$	$\begin{array}{rrr} 0.060 & \pm 0.004 \\ 0.157 & \pm 0.004 \\ 0.069 & \pm 0.004 \end{array}$
CARRIER TAPE	WIDTH THICKNESS	W t <sub>1</sub>	8.00 + 0.30 - 0.10 0.254 ± 0.02	0.315 + 0.012 - 0.004 0.010 ± 0.001
COVER TAPE	WIDTH TAPE THICKNESS	C T <sub>t</sub>	5.40 ± 0.10 0.062 ± 0.001	$\begin{array}{rrr} 0.213 & \pm 0.004 \\ 0.002 & \pm 0.00004 \end{array}$
DISTANCE	CAVITY TO PERFORATION (WIDTH DIRECTION) CAVITY TO PERFORATION (LENGTH DIRECTION)	F P <sub>2</sub>	3.50 ± 0.05 2.00 ± 0.05	0.138 ± 0.002 0.079 ± 0.002

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2009 Avago Technologies. All rights reserved. Obsoletes 5989-3628EN AV02-0571EN - January 23, 2009

