

# 2 $\Omega$ Max On Resistance, ±15 V/12 V/±5 V 4:1 *i*CMOS<sup>™</sup> Multiplexer

## **Preliminary Technical Data**

# ADG1404

## **FEATURES**

2Ω Max On Resistance 0.5Ω Max On Resistance Flatness 200mA Continuous current 33 V supply range Fully specified at +12 V, ±15 V, ±5 V No V<sub>L</sub> supply required 3 V logic-compatible inputs Rail-to-rail operation 14-lead TSSOP and 16-lead LFCSP

### **APPLICATIONS**

Automatic test equipment Data aquisition systems Battery-powered systems Sample-and-hold systems Audio signal routing Communication systems Relay Replacement


## **GENERAL DESCRIPTION**

The ADG1404 is a complementary metal-oxide semiconductor (CMOS) analog multiplexer, comprising four single channels designed on an *i*CMOS process. *i*CMOS (industrial CMOS) is a modular manufacturing process that combines high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals.

*i*CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

## FUNCTIONAL BLOCK DIAGRAM



The ADG1404 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. Logic 0 on the EN pin disables the device. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

## **PRODUCT HIGHLIGHTS**

- 1.  $2\Omega$  Max On Resistance over temperature.
- 2. Minimum distortion
- 3. 3 V logic-compatible digital inputs:  $V_{\rm IH} = 2.0 \ V, \ V_{\rm IL} = 0.8 \ V$
- 4. No  $V_L$  logic power supply required.
- 5. Ultralow power dissipation:  $<0.03 \mu$ W.
- 6. 14-lead TSSOP and 16-lead 4 mm × 4 mm LFCSP package.

Rev.PrB

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Specifications	
Dual Supply	3
Single Supply	5
Absolute Maximum Ratings	7
Truth Table	8
ESD Caution	7

Pin Configurations and Function Descriptions	8
Terminology	9
Typical Performance Characteristics	10
Test Circuits	13
Outline Dimensions	15
Ordering Guide	15

## **REVISION HISTORY**

# **SPECIFICATIONS**

## **DUAL SUPPLY**

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

## Table 1.

	25°C	-40°C to + 85°C	-40°C to + 125°C		
ANALOG SWITCH				1	
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	v	
On Resistance (R <sub>ON</sub> )	1.5			Ωtyp	$V_s = \pm 10 V$ , $I_s = -10 mA$ ; Figure 21
		2		Ωmax	$V_{DD} = +13.5 \text{ V}, \text{ V}_{SS} = -13.5 \text{ V}$
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.1			Ωtyp	$V_s = \pm 10 V, I_s = -10 mA$
		0.5		Ωmax	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.1			Ωtyp	$V_s = -5 V, 0 V, +5 V; I_s = -10 mA$
		0.5		Ωmax	
LEAKAGE CURRENTS		0.0		32 11107	$V_{DD} = +16.5 \text{ V}, \text{ V}_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			nA typ	
Source On Leakage, is (OII)		125			$V_s = \pm 10 V$ , $V_s = \mp 10 V$ ; Figure 22
	±0.5	±2.5	±5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01			nA typ	$V_{s}$ = ±10 V, $V_{s}$ = $\mp10$ V ; Figure 22
	±0.5	±2.5	±5	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.04			nA typ	$V_s = V_D = \pm 10 \text{ V}$ ; Figure 23
	±1	±2.5	±5	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, IINLor INH	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.5	μA max	
Digital Input Capacitance, C <sub>IN</sub>	2.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, t <sub>TRANS</sub>	120			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	150	200	200	ns max	$V_{s} = +10 V;$ Figure 24
t <sub>on</sub> (EN)	70			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	85	110	110	ns max	$V_{s} = +10 V;$ Figure 24
t <sub>off</sub> (EN)	90			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	110	155	155	ns max	$V_s = +10 V;$ Figure 24
Break-Before-Make Time Delay, t <sub>D</sub>	25			ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
2.cuk before make time belay, th		10	10	ns min	$V_{s1} = V_{s2} = 10 V$ ; Figure 25
Charge Injection	50			pC typ	$V_{s} = 0 V, R_{s} = 0 \Omega, C_{L} = 1 nF;$ Figure 26
Off Isolation	50			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 27
Channel-to-Channel Crosstalk	50 60			dB typ	$R_L = 50 \Omega_2$ , $C_L = 5 pF$ , $I = 1 MHz$ ; Figure 27 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 28
Total Harmonic Distortion + Noise					$R_L = 30 \Omega$ , $C_L = 3 pF$ , $I = 1 MHZ$ ; Figure 28 $R_L = 110 \Omega$ , 5 V rms, $f = 20 Hz$ to 20 kHz
-3 dB Bandwidth	0.01 50			% typ MHz typ	$R_L = 110 \Omega$ , 5 v rms, 1 = 20 Hz to 20 kHz $R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 29
				MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 29 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 29
Insertion Loss	0.17			dB typ	
Cs (Off)	35			pF typ	$f = 1 MHz; V_S = 0 V$
	100			pF max	$f = 1 MHz; V_S = 0 V$
C <sub>D</sub> (Off)	100			pF typ	$f = 1 MHz; V_s = 0 V$
/				pF max	$f = 1 MHz; V_s = 0 V$
C <sub>D</sub> , C <sub>s</sub> (On)	150			pF typ	$f = 1 MHz; V_s = 0 V$
				pF max	$f = 1 MHz; V_s = 0 V$
POWER REQUIREMENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
ldd	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$

	25°C	-40°C to + 85°C	-40°C to + 125°C		
			1	µA max	
IDD	150			μA typ	Digital inputs = 5 V
			300	μA max	
lss	0.001			μA typ	Digital inputs = 0 V, 5V or $V_{DD}$
			1	µA max	
V <sub>DD</sub> /V <sub>SS</sub>			±4.5/±16.5	V	Gnd = 0V
				min/max	

<sup>1</sup> Guaranteed by design, not subject to production test.

## SINGLE SUPPLY

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

	25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range			$0 V to V_{DD}$	V	
On Resistance (R <sub>ON</sub> )	2.5			Ωtyp	$V_{s} = 10 V$ , $I_{s} = -10 mA$ ; Figure 21
	3	4		Ωmax	$V_{DD} = +10.8 V, V_{SS} = 0 V$
On Resistance Match Between	0.1			Ωtyp	$V_s = 10 V$ , $I_s = -10 mA$
Channels (ΔR <sub>on</sub> )				$\Omega \max$	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.1			Ωtyp	V <sub>s</sub> = 3 V, 6 V, 9 V; I <sub>s</sub> = -10 mA
LEAKAGE CURRENTS				11 () ()	$V_{DD} = 13.2 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_{\rm S} = 1 \text{ V}/10 \text{ V}, \text{ V}_{\rm D} = 10 \text{ V}/1 \text{ V};$ Figure 22
Source on Leakage, is (on)	±0.01	±2.5	±5	nA max	vs = 1 v/10 v, vb = 10 v/1 v, rigure 22
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01	12.5	±3	nA typ	$V_{s} = 1 \text{ V}/10 \text{ V}, V_{D} = 10 \text{ V}/1 \text{ V};$ Figure 22
Drain On Leakage, ib (On)	±0.01	±2.5	±5	nA max	$v_{s} = 1 v_{10} v_{10} v_{10} = 10 v_{11} v_{11} v_{11} v_{11} v_{12} v_{12} = 10 v_{11} v_{11} v_{11} v_{12} v$
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.04	12.5	±5	nA typ	$V_{s} = V_{D} = 1 V \text{ or } 10 V$ ; Figure 23
Charmer On Leakage, 10, 15 (Oh)	±0.04 ±1	±2.5	±5	nA max	$v_{\rm S} = v_{\rm D} = 1$ v or 10 v, right 25
DIGITAL INPUTS			+	TIT THAN	
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Corrent, I <sub>INL</sub> or I <sub>INH</sub>	0.001		0.0		$V_{IN} = V_{INL}$ or $V_{INH}$
Input current, INL of INH	0.001		105	μA typ	VIN - VINL OF VINH
Digital Input Capacitance C	2.5		±0.5	µA max	
Digital Input Capacitance, C <sub>IN</sub>	2.5			pF typ	
	150				
Transition Time, trrans	150		265	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	190		265	ns max	$V_{\rm S} = 8  V;$ Figure 24
t <sub>on</sub> (EN)	95		470	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	120		170	ns max	$V_s = 8 V$ ; Figure 24
t <sub>off</sub> (EN)	100			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	125		170	ns max	$V_s = 8 V$ ; Figure 24
Break-Before-Make Time Delay, t <sub>D</sub>	50			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			10	ns min	$V_{51} = V_{52} = 8 V$ ; Figure 25
Charge Injection	50			pC typ	$V_s = 6 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ ; Figure 26
Off Isolation	50			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 27
Channel-to-Channel Crosstalk	60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 28
–3 dB Bandwidth	50			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 29
C <sub>s</sub> (Off)	35			pF typ	$f = 1 MHz; V_s = 6V$
				pF max	$f = 1 MHz; V_s = 6V$
$C_{D}$ (Off)	100			pF typ	$f = 1 MHz; V_s = 6 V$
				pF max	$f = 1 MHz; V_s = 6 V$
C <sub>D</sub> , C <sub>s</sub> (On)	150			pF typ	$f = 1 MHz; V_s = 6 V$
				pF max	$f = 1 MHz; V_s = 6 V$
POWER REQUIREMENTS					$V_{DD} = 13.2 V$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
			1	μA max	
lpd	150			μA typ	Digital inputs = 5 V
			300	μA max	
V <sub>DD</sub>			5/16.5	V	Gnd = 0V, Vss = 0V
				min/max	

<sup>1</sup> Guaranteed by design, not subject to production test.

## **DUAL SUPPLY**

 $V_{\text{DD}}$  = 5 V  $\pm$  10%,  $V_{\text{SS}}$  = -5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 3.

Table 5.		−40°C to	10°C to		
	25°C	-40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH	25 C	105 C	1125 C	Offic	
Analog Signal Range			0 V to V <sub>DD</sub>	v	
On Resistance (R <sub>ON</sub> )	4			Ωtyp	$V_s = \pm 3.3V$ , $I_s = -10$ mA; See figure x
	5			Ωmax	$V_{DD} = +4.5 V, V_{SS} = -4.5 V$
On Resistance Match Between	0.1			Ωtyp	$V_{DD} = \pm 4.3 \text{ V}, V_{SS} = -4.3 \text{ V}$ $V_{S} = \pm 3.3 \text{ V}, I_{S} = -10 \text{ mA}$
Channels ( $\Delta R_{ON}$ )	0.1			12 typ	$v_{s} = \pm 3.3 v$ , $v_{s} = -10 \text{ IIIA}$
				Ωmax	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.1			Ωtyp	$V_s = -3 V/0 V/+3 V; I_s = -10 mA$
LEAKAGE CURRENTS				)p	$V_{DD} = +5.5 \text{ V}, \text{ V}_{SS} = -5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			nA typ	
Source on Leakage, is (on)	±0.01	125			$V_{\text{S}}$ = ±4.5 V, $V_{\text{D}}$ = ∓4.5 V; See figure x
Drain Off Logicard L (Off)	±0.5 ±0.01	±2.5	±5	nA max	
Drain Off Leakage, $I_D$ (Off)				nA typ	$V_S = \pm 4.5 V$ , $V_D = \mp 4.5 V$ ; See figure x
	±0.5	±2.5	±5	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.04			nA typ	$V_S = V_D = \pm 4.5V$ ; See figure x
	±1	±5	±5	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.5	µA max	
Digital Input Capacitance, C <sub>IN</sub>	3		_	pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trrans	150			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	190		265	ns max	V <sub>s</sub> = 3 V; Figure 24
t <sub>on</sub> (EN)	95			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	120		170	ns max	$V_s = 3 V$ ; Figure 24
t <sub>off</sub> (EN)	100			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	125		170	ns max	$V_s = 3 V$ ; Figure 24
Break-Before-Make Time Delay, t <sub>D</sub>	50			ns typ	$R_L = 300 \ \Omega, C_L = 35 \ pF$
			10	ns min	$V_{51} = V_{52} = 8 V$ ; See figure x
Charge Injection	50			pC typ	$V_s = 0 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ ; See figure x
Off Isolation	50			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; See figure x
Channel-to-Channel Crosstalk	60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; See figure
channel to channel crosstant	00			abtyp	$X = 50.52, C_1 = 5.61, T = 1.0012, See figure$
−3 dB Bandwidth	50			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; See figure x
Cs (Off)	35			pF typ	$V_s = 0V, f = 1 MHz$
				pF max	Vs = 0V, $f = 1$ MHz
C <sub>D</sub> (Off)	35			pF typ	$V_s = 0V, f = 1 MHz$
				pF max	$V_s = 0V, f = 1 MHz$
C <sub>D</sub> , C <sub>s</sub> (On)	150			pF typ	$V_s = 0V, f = 1 MHz$
-5, -5 (-1),				pF max	$V_s = 0V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 5.5 \text{ V}$ , $Vss = -5.5 \text{ V}$
	0.001			μA typ	Digital inputs = $0 V$ , $5V \text{ or } V_{DD}$
			1	μA max	
V <sub>DD</sub> /V <sub>SS</sub>			±4.5/±16.5	V	Gnd = 0V
				min/max	

# **ABSOLUTE MAXIMUM RATINGS**

<sup>1</sup> Guaranteed by design, not subject to production test.

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 4.

Table 4.	
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	35 V
V <sub>DD</sub> to GND	–0.3 V to +25 V
V <sub>ss</sub> to GND	+0.3 V to –25 V
Analog Inputs <sup>1</sup>	$V_{\text{SS}}$ – 0.3 V to $V_{\text{DD}}$ + 0.3 V
Digital Inputs	$GND-0.3$ V to $V_{\text{DD}}+0.3$ V or
	30 mA, whichever occurs first
Peak Current, S or D	300 mA (pulsed at 1 ms, 10%
	duty cycle max)
Continuous Current, S or D	200 mA
Operating Temperature Range	
Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ <sub>JA</sub> Thermal	150.4°C/W
Impedance	
16-Lead LFCSP, θ <sub>JA</sub> Thermal	72.7°C/W
Impedance	
Reflow Soldering Peak	260°C
Temperature, Pb free	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 2. TSSOP Pin Configuration

#### Table 5. Pin Function Descriptions



Pin No.									
TSSOP	LFCSP	P Mnemonic Description							
1	15	A0	Logic Control Input.						
2	16	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.						
3	1	Vss	Most Negative Power Supply Potential.						
4	3	S1	Source Terminal. Can be an input or an output.						
5	4	S2	Source Terminal. Can be an input or an output.						
6	6	D	Drain Terminal. Can be an input or an output.						
7 to 9	2,5,7,8, 13	NC	No Connection.						
10	9	S4	Source Terminal. Can be an input or an output.						
11	10	S3	Source Terminal. Can be an input or an output.						
12	11	V <sub>DD</sub>	Most Positive Power Supply Potential.						
13	12	GND	Ground (0 V) Reference.						
14	14	A1	Logic Control Input.						

# TRUTH TABLE

Table 0.									
EN	A1	A0	S1	S2	S3	S4			
0	Х	Х	Off	Off	Off	Off			
1	0	0	On	Off	Off	Off			
1	0	1	Off	On	Off	Off			
1	1	0	Off	Off	On	Off			
1	1	1	Off	Off	Off	On			

# TERMINOLOGY

IDD The positive supply current.

Iss The negative supply current.

 $\mathbf{V}_{D}\left(\mathbf{V}_{S}\right)$  The analog voltage on Terminals D and S.

 $\mathbf{R}_{\text{ON}}$ The ohmic resistance between D and S.

 $\mathbf{R}_{\text{FLAT(ON)}}$ Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

Is (Off) The source leakage current with the switch off.

 $\mathbf{I}_{\mathrm{D}}$  (Off) The drain leakage current with the switch off.

 $\mathbf{I}_{D}\text{, }\mathbf{I}_{S}\left( On\right)$  The channel leakage current with the switch on.

 $V_{\mbox{\scriptsize INL}}$  The maximum input voltage for Logic 0.

 $\mathbf{V}_{\text{INH}}$ The minimum input voltage for Logic 1.

I<sub>INL</sub> (I<sub>INH</sub>) The input current of the digital input.

Cs (Off) The off switch source

The off switch source capacitance, which is measured with reference to ground.

 $C_D$  (Off) The off switch drain capacitance, which is measured with reference to ground.  $C_D$ ,  $C_S$  (On) The on switch capacitance, which is measured with reference to ground.

 $C_{IN}$ The digital input capacitance.

ton (EN) The delay between applying the digital control input and the output switching on. See Figure 24, Test Circuit 4.

 $t_{\rm OFF}$  (EN) The delay between applying the digital control input and the output switching off.

**Charge Injection** A measure of the glitch impulse transferred from the digital input to the analog output during switching.

**Off Isolation** A measure of unwanted signal coupling through an off switch.

**Crosstalk** A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

**Bandwidth** The frequency at which the output is attenuated by 3 dB.

**On Response** The frequency response of the on switch.

**Insertion Loss** The loss due to the on resistance of the switch.

THD + N The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

 $t_{TRANS}$ The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

# **TYPICAL PERFORMANCE CHARACTERISTICS**



Figure 4. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Single Supply




Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 6. On Resistance as a Function of  $V_{\rm D}\,(V_{\rm S})$  for Different Temperatures, Dual Supply




Figure 7. On Resistance as a Function of  $V_{\rm D}$  (Vs) for Different Temperatures, Single Supply




Figure 8. Leakage Currents as a Function of Temperature for Dual Supply




Figure 9. Leakage Currents as a Function of Temperature for Single Supply




Figure 10. Logic Threshold Voltage vs Supply Voltage




Figure 13. Transition Times vs. Temperature




Figure 11. IDD vs. Logic Level

TBD

Figure 12. Charge Injection vs. Source Voltage

Figure 14. Off Isolation vs. Frequency




Figure 15. Crosstalk vs. Frequency



Figure 16. On Response vs. Frequency




Figure 19. On Capacitance vs. Source Voltage




Figure 17. THD + N vs. Frequency




Figure 18. Off Capacitance vs. Source Voltage



Figure 20. Capacitance vs. Source Voltage for Single Supply

## **TEST CIRCUITS**





Figure 21. Test Circuit 1—On Resistance






Figure 23. Test Circuit 3—On Leakage




Figure 22. Test Circuit 2—Off Leakage

Figure 24. Test Circuit 4—Address to Output Switching Times




Figure 25. Test Circuit 5—Break-Before-Make Time




Figure 26. Test Circuit 6—Enable-to-Output Switching Delay

# ADG1404

# **Preliminary Technical Data**




Figure 27. Test Circuit 7— Charge Injection




Figure 28. Test Circuit 8—Off Isolation




Figure 29. Test Circuit 9—Bandwidth




Figure 30. Test Circuit 10—Channel-to-Channel Crosstalk




Figure 31. Test Circuit 11—THD + Noise

# **OUTLINE DIMENSIONS**




Figure 33. 16-Lead Lead Frame Chip Scale Package [VQ\_LFCSP] 4 mm × 4 mm Body, Very Thin Quad (CP-16-4) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG1404YRUZ <sup>1</sup>	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-14
ADG1404YRUZ-REEL <sup>1</sup>	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-14
ADG1404YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-14
ADG1404YCPZ-500RL71	-40°C to +125°C	Lead Frame Chip Scale Package (VQ_LFCSP)	CP-16-4
ADG1404YCPZ-REEL71	-40°C to +125°C	Lead Frame Chip Scale Package (VQ_LFCSP)	CP-16-4

 $^{1}$  Z = Pb-free part.

# NOTES

# NOTES



www.analog.com

Rev. PrB | Page 17 of 17